データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

VNI8200XP-32 データシート(PDF) 22 Page - STMicroelectronics

部品番号 VNI8200XP-32
部品情報  Octal high-side smart power solid-state relay with serial
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

VNI8200XP-32 データシート(HTML) 22 Page - STMicroelectronics

Back Button VNI8200XP-32 Datasheet HTML 18Page - STMicroelectronics VNI8200XP-32 Datasheet HTML 19Page - STMicroelectronics VNI8200XP-32 Datasheet HTML 20Page - STMicroelectronics VNI8200XP-32 Datasheet HTML 21Page - STMicroelectronics VNI8200XP-32 Datasheet HTML 22Page - STMicroelectronics VNI8200XP-32 Datasheet HTML 23Page - STMicroelectronics VNI8200XP-32 Datasheet HTML 24Page - STMicroelectronics VNI8200XP-32 Datasheet HTML 25Page - STMicroelectronics VNI8200XP-32 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 43 page
background image
Pin function description
VNI8200XP-32
22/43
DocID027849 Rev 3
The device is ready to operate normally after a TSU period. The OUT_EN pin is the fastest
way to disable all outputs when a fault occurs.
Figure 6: Output channel enable/disable behavior
9.8
IC warning case temperature detection
The TWARN
pin is an active low open drain output. This pin is active if the IC case
temperature exceeds TCSD. According to the PCB thermal design and RthJC value, this
function allows a warning about a PCB overheating condition to be given.
The TWARN
bit is also available through SPI. This bit is not latched: the TWARN
pin
is low only while the case overtemperature condition is active (TC > TCSD) and is released
when this condition is removed (TC < TCR).
9.9
Fault indication
The FAULT
pin is an open drain active low fault indication pin. This pin is activated by
one or more of the following conditions:
Channel overtemperature (OVT)
This pin is activated when at least one of the channels is in junction overtemperature.
Unlike the SPI fault detection bits, this signal is not latched: the FAULT
pin is low only
when the fault condition is active and is released if the input driving signal is OFF or after
the OVT protection condition has been removed. This last event occurs if the channel
temperature decreases below the threshold level and the case temperature has not
exceeded TCSD or is below TCR. This means that the FAULT pin is low only while the
junction overtemperature is active (TJ > TTSD) and is released after this condition has
been removed (TJ < TR and TC < TCR).
Parity check fail
When SPI mode is used (SEL2 = H), if a parity check fault of the incoming SPI frame is
detected or counted, CLK rising edges are different by a multiple of 8, the FAULT
pin is



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com