データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

AD6634BC/PCB データシート(PDF) 7 Page - Analog Devices

部品番号 AD6634BC/PCB
部品情報  80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD6634BC/PCB データシート(HTML) 7 Page - Analog Devices

Back Button AD6634BC/PCB Datasheet HTML 3Page - Analog Devices AD6634BC/PCB Datasheet HTML 4Page - Analog Devices AD6634BC/PCB Datasheet HTML 5Page - Analog Devices AD6634BC/PCB Datasheet HTML 6Page - Analog Devices AD6634BC/PCB Datasheet HTML 7Page - Analog Devices AD6634BC/PCB Datasheet HTML 8Page - Analog Devices AD6634BC/PCB Datasheet HTML 9Page - Analog Devices AD6634BC/PCB Datasheet HTML 10Page - Analog Devices AD6634BC/PCB Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 52 page
background image
REV. 0
AD6634
–7–
SPECIFICATIONS
RECOMMENDED OPERATING CONDITIONS
Test
AD6634BBC
Parameter
Temp
Level
Min
Typ
Max
Unit
VDD
IV
2.25
2.5
2.75
V
VDDIO
IV
3.0
3.3
3.6
V
TAMBIENT
IV
–40
+25
+85
°C
ELECTRICAL CHARACTERISTICS
Test
AD6634BBC
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Unit
LOGIC INPUTS (5 V Tolerant)
Logic Compatibility
Full
IV
3.3 CMOS
V
Logic “1” Voltage
Full
IV
2.0
5.0
V
Logic “0” Voltage
Full
IV
–0.3
+0.8
V
Logic “1” Current
Full
IV
1
10
µA
Logic “0” Current
Full
IV
1
10
µA
Logic “1” Current (Inputs with Pull-Down)
Full
IV
Logic “0” Current (Inputs with Pull-Up)
Full
IV
Input Capacitance
25
°CV
4
pF
LOGIC OUTPUTS
Logic Compatibility
Full
IV
3.3 CMOS/TTL
V
Logic “1” Voltage (IOH = 0.25 mA)
Full
IV
2.4
VDD–0.2
V
Logic “0” Voltage (IOL = 0.25 mA)
Full
IV
0.2
0.4
V
IDD SUPPLY CURRENT
CLK = 80 MHz, (VDD = 2.75 V, VDDIO = 3.6 V) Full
IV
IVDD
397
443
mA
IVDDIO
50
58
mA
CLK = GSM Example (65 MSPS, VDD = 2.5 V,
VDDIO = 3.3 V, Dec = 2/10/6 120 Taps
Four Channels)
25
°CV
IVDD
TBD
mA
IVDDIO
TBD
mA
CLK = WBCDMA Example (76.8 MSPS,
VDD = 2.5 V, VDDIO = 3.3 V, Dec = 2/10/6
120 Taps Four Channels)
25
°CV
IVDD
TBD
mA
IVDDIO
TBD
mA
POWER DISSIPATION
CLK = 80 MHz
Full
IV
1.05
1.45
W
CLK = 65 MHz GSM/EDGE Example
V
840
mW
CLK = 76.8 MHz WBCDMA Example
V
1.2
W
Sleep Mode
Full
IV
287
µW
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com