データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

AD6634BC/PCB データシート(PDF) 9 Page - Analog Devices

部品番号 AD6634BC/PCB
部品情報  80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD6634BC/PCB データシート(HTML) 9 Page - Analog Devices

Back Button AD6634BC/PCB Datasheet HTML 5Page - Analog Devices AD6634BC/PCB Datasheet HTML 6Page - Analog Devices AD6634BC/PCB Datasheet HTML 7Page - Analog Devices AD6634BC/PCB Datasheet HTML 8Page - Analog Devices AD6634BC/PCB Datasheet HTML 9Page - Analog Devices AD6634BC/PCB Datasheet HTML 10Page - Analog Devices AD6634BC/PCB Datasheet HTML 11Page - Analog Devices AD6634BC/PCB Datasheet HTML 12Page - Analog Devices AD6634BC/PCB Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 52 page
background image
REV. 0
AD6634
–9–
MICROPROCESSOR PORT TIMING CHARACTERISTICS1, 2
Test
AD6634BBC
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Unit
MICROPROCESSOR PORT, MODE INM (MODE = 0)
MODE INM WRITE TIMING
tSC
Control
3 to
↑CLK Setup Time
Full
IV
2.0
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
2.5
ns
tHWR
WR(RW) to RDY(DTACK) Hold Time
Full
IV
7.0
ns
tSAM
Address/Data to
WR(RW) Setup Time
Full
IV
3.0
ns
tHAM
Address/Data to RDY(
DTACK) Hold Time
Full
IV
5.0
ns
tDRDY
WR(RW) to RDY(DTACK) Delay
Full
IV
8.0
ns
tACC
WR(RW) to RDY(DTACK) High Delay
Full
IV
4
× t
CLK
5
× t
CLK
9
× t
CLK
ns
MODE INM READ TIMING
tSC
Control
3 to
↑CLK Setup Time
Full
IV
5.0
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
2.0
ns
tSAM
Address to
RD(DS) Setup Time
Full
IV
0.0
ns
tHAM
Address to Data Hold Time
Full
IV
5.0
ns
tDRDY
RD(DS) to RDY(DTACK) Delay
Full
IV
8.0
ns
tACC
RD(DS) to RDY(DTACK) High Delay
Full
IV
8
× tCLK
10
× tCLK
13
× tCLK
ns
MICROPROCESSOR PORT, MODE MNM (MODE = 1)
MODE MNM WRITE TIMING
tSC
Control
3 to
↑CLK Setup Time
Full
IV
2.0
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
2.5
ns
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tHRW
RW(
WR) to DTACK(RDY) Hold Time
Full
IV
7.0
ns
tSAM
Address/Data to RW(
WR) Setup Time
Full
IV
3.0
ns
tHAM
Address/Data to RW(
WR) Hold Time
Full
IV
5.0
ns
tDDTACK
DS(RD) to DTACK(RDY) Delay
Full
IV
8.0
ns
tACC
RW(
WR) to DTACK(RDY) Low Delay
Full
IV
4
× tCLK
5
× tCLK
9
× tCLK
ns
MODE MNM READ TIMING
tSC
Control
3 to
↑CLK Setup Time
Full
IV
5.0
ns
tHC
Control
3 to
↑CLK Hold Time
Full
IV
2.0
ns
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tSAM
Address to
DS(RD) Setup Time
Full
IV
0.0
ns
tHAM
Address to Data Hold Time
Full
IV
5.0
ns
tDDTACK
DS(RD) to DTACK(RDY) Delay
Full
IV
8.0
ns
tACC
DS(RD) to DTACK(RDY) Low Delay
Full
IV
8
× t
CLK
10
× t
CLK
13
× t
CLK
ns
NOTES
1All Timing Specifications valid over VDD range of 2.25 V to 2.75 V and VDDIO range of 3.0 V to 3.6 V.
2C
LOAD = 40 pF on all outputs, unless otherwise specified.
3Specification pertains to control signals: R/W, (
WR), DS (RD), CS.
Specifications subject to change without notice.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com