 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
EMC2113 データシート(PDF) 53 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
EMC2113 データシート(HTML) 53 Page - Microchip Technology |
|
|
53 / 88 page  RPM-Based Fan Controller with Multiple Temperature Zones & Hardware Thermal Shutdown Datasheet 2013 Microchip Technology Inc. DS20005251A-page 53 7.13 Interrupt Status Register The Interrupt Status Register reports the operating condition of the EMC2113. If any of the bits are set to a logic ‘1’ (other than TCRIT) then the ALERT pin will be asserted low if the corresponding channel is enabled. Reading from the status register clears the PWM bit. The other bits are cleared automatically when the corresponding register is read. If there are no set status bits, then the ALERT pin will be released. The bits that cause the ALERT pin to be asserted can be masked based on the channel they are associated with unless stated otherwise. Bit 7 - PWM - This bit indicates that the PWM input duty cycle (on the PWM pin) meets or exceeds the high limit. This bit is cleared when the register is read. Bit 5 - TCRIT - This bit is set to ‘1’ if any bit in the Tcrit Status Register is set. This bit is automatically cleared when the Tcrit Status Register is read and the bits are cleared. Bit 3 - FAN - This bit is set to ‘1’ if any bit in the Fan Status Register is set. This bit is automatically cleared when the Fan Status Register is read and the bits are cleared. Bit 2 - HIGH - This bit is set to ‘1’ if any bit in the High Status Register is set. This bit is automatically cleared when the High Status Register is read and the bits are cleared. Bit 1- LOW - This bit is set to ‘1’ if any bit in the Low Status Register is set. This bit is automatically cleared when the Low Status Register is read and the bits are cleared. Bit 0 - FAULT - This bit is set to ‘1’ if any bit in the Diode Fault Register is set. This bit is automatically cleared when the Diode Fault Register is read and the bits are cleared. 7.14 Error Status Registers The Error Status Registers report the specific error condition for all measurement channels with limits. If any bit is set in the High, Low, or Diode Fault Status register, the corresponding High, Low, or Fault bit is set in the Interrupt Status Register. Table 7.20 Interrupt Status Register ADDR R/W REGISTER B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT 23h R Interrupt Status Register PWM - TCRIT - FAN HIGH LOW FAULT 00h Table 7.21 Error Status Register ADDR R/W REGISTER B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT 1Fh R-C Tcrit Status HWS - - - EXT3_ TCRIT EXT2_ TCRIT EXT1_ TCRIT INT_ TCRIT 00h 24h R-C High Status - - - - EXT3_ HI EXT2_ HI EXT1_ HI INT_HI 00h 25h R-C Low Status - - - - EXT3_ LO EXT2_ LO EXT1_ LO INT_LO 00h 26h R-C Diode Fault - - - - EXT3_ FLT EXT2_ FLT EXT1_ FLT - 00h |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
