| データシートサーチシステム |
|
PC87365 データシート(PDF) 64 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87365 データシート(HTML) 64 Page - National Semiconductor (TI) |
|
64 / 215 page ![]() 2.0 Device Architecture and Configuration (Continued) 64 www.national.com 2.14 SYSTEM WAKE-UP CONTROL (SWC) CONFIGURATION 2.14.1 Logical Device 4 (SWC) Configuration Table 24 lists the configuration registers that affect the SWC. See Sections 2.2.3 and 2.2.4 for a detailed description of these registers. Table 24. System Wake-Up Control (SWC) Configuration Registers Index Configuration Register or Action Type Reset 30h Activate. When bit 0 is cleared, the registers of this logical device are not accessible.1 1. The logical device registers are maintained and all wake-up detection mechanisms are functional. R/W 00h 60h Base Address MSB register. R/W 00h 61h Base Address LSB register. Bits 4-0 (for A4-0) are read only, 00000b. R/W 00h 70h Interrupt Number (see note, p. 35). R/W 00h 71h Interrupt Type. Bit 1 is read/write. Other bits are read only. R/W 03h 74h Report no DMA assignment. RO 04h 75h Report no DMA assignment. RO 04h |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |