PC87365 datasheet(11/215 Pages) NSC

11 / 215 page

Table of Contents (Continued)

www.national.com

10.2.2

TOS, THIGH and TLOW Limits, OTS and ALERT Output, IRQ and SMI ...................... 170

10.2.3

ALERT Response Read Sequence ........................................................................... 171

10.2.4

Power-On Reset Default States ................................................................................ 171

10.2.5

Temperature Data Format ......................................................................................... 172

10.2.6

Standby Mode ........................................................................................................... 172

10.2.7

Diode Fault Detection ................................................................................................ 172

10.3

TMS REGISTERS ................................................................................................................... 173

10.3.1

TMS Register Map ..................................................................................................... 173

10.3.2

Temperature Event Status Register (TEVSTS) ......................................................... 174

10.3.3

Temperature Event to SMI Register (TEVSMI) ......................................................... 175

10.3.4

Temperature Event to IRQ Register (TEVIRQ) ......................................................... 176

10.3.5

TMS Configuration Register (TMSCFG) .................................................................... 177

10.3.6

TMS Bank Select Register (TMSBS) ......................................................................... 177

10.3.7

Temperature Channel Configuration and Status Register (TCHCFST) .................... 178

10.3.8

Read Channel Temperature Register (RDCHT) ........................................................ 179

10.3.9

Channel Temperature High Limit Register (CHTH) ................................................... 179

10.3.10 Channel Temperature Low Limit Register (CHTL) .................................................... 179

10.3.11 Channel Overtemperature Limit Register (CHOTL) .................................................. 179

10.4

TMS REGISTER BITMAP ....................................................................................................... 180

10.4.1

TMS Control and Status Registers

.......................................................................... 180

10.4.2

TMS Channel Registers ........................................................................................... 180

10.5

USAGE HINTS ........................................................................................................................ 181

10.5.1

Remote Diode Selection ............................................................................................ 181

10.5.2

ADC Noise Filtering ................................................................................................... 181

10.5.3

PC Board Layout ....................................................................................................... 181

10.5.4

Twisted Pair and Shielded Cables ............................................................................. 183

10.5.5

Obtaining the Specified VLM/TMS Accuracy ............................................................. 183

11.0

Legacy Functional Blocks

11.1

KEYBOARD AND MOUSE CONTROLLER (KBC) .................................................................. 184

11.1.1

General Description ................................................................................................... 184

11.1.2

KBC Register Map ..................................................................................................... 184

11.1.3

KBC Bitmap Summary ............................................................................................... 184

11.2

FLOPPY DISK CONTROLLER (FDC) ..................................................................................... 185

11.2.1

General Description ................................................................................................... 185

11.2.2

FDC Register Map ..................................................................................................... 185

11.2.3

FDC Bitmap Summary ............................................................................................... 186

11.3

PARALLEL PORT .................................................................................................................... 187

11.3.1

General Description ................................................................................................... 187

11.3.2

Parallel Port Register Map ......................................................................................... 187

11.3.3

Parallel Port Bitmap Summary .................................................................................. 188

11.4

UART FUNCTIONALITY (SP1 AND SP2) ............................................................................... 190

11.4.1

General Description ................................................................................................... 190

11.4.2

UART Mode Register Bank Overview ....................................................................... 190

11.4.3

SP1 and SP2 Register Maps for UART Functionality ................................................ 191

PC87365 データシート(PDF) 11 Page - National Semiconductor (TI)

PC87365 データシート(HTML) 11 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード