PDI1394L40 datasheet(67/80 Pages) PHILIPS

67 / 80 page

Philips Semiconductors

Preliminary specification

PDI1394L40

1394 enhanced AV link layer controller

2000 Dec 15

13.4

Indirect Address Registers

13.4.1

The host interface register set has been extended to provide additional control and data registers for FIFO size control and copy protection

control registers. These extensions have been implemented via an indirect addressing mechanism. This mechanism allows software written for

previous versions of the AV Link (PDI1394L21 and PDI1394L11) to operate on the PDI1394L40 with minimal changes.

To read or write from the indirect memory, you first write the appropriate address into the indirect address register (A8 = 1), then read or write

from (or to) the indirect data increment the indirect address by one quadlet. Therefore, if you are writing several quadlets to continuous

addresses, you will not need to increment the indirect address register.

13.4.2

Indirect Address Register (INDADDR) – Base Address: 0x0F8

SV01027

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11

INDADDR

RESERVED

Bit 15..0:

R/W

Indirect Address: To read or write from the indirect memory, you first write the appropriate address into the indirect

address register (A8 = 1), then read or write from (or to) the indirect data register (INDDATA, 0x0FC). Each write or

read (A8 = 1) to the indirect data register (INDDATA) will automatically increment the indirect address by one

quadlet. The following addresses are defined in the indirect address space:

Table 8.

INDADDR address and function

INDADDR

FUNCTION

0–0x0FC

Reserved

0x100–0x1FC

FIFO Size Registers

0x500–0xFFFF

Reserved

13.4.3

Indirect Data Register (INDDATA) – Base Address: 0x0FC

SV01764

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11

WINDOW TO THE INDIRECT QUADLET POINTED TO BY INDADDR

Bit 31..0:

R/W

Quadlet of data pointed to by the indirect address n the INDADDR register (0x0F8). Note that the Indirect address

autoincrements on each read or write of the INDDATA register.

PDI1394L40 データシート(PDF) 67 Page - NXP Semiconductors

PDI1394L40 データシート(HTML) 67 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

データシートダウンロード