CS89712 datasheet(90/170 Pages) CIRRUS

90 / 170 page

CS89712

DS502PP2

3.6.2

INTMR1 Interrupt Mask Register 1 (address 0x8000.0280)

This interrupt mask register is a 32-bit read / write register, which is used to selectively enable any of the first 16

interrupt sources within the CS89712. The four shaded interrupts all generate a fast interrupt request to the

ARM720T processor (FIQ), this will cause a jump to processor virtual address 0000.0001C. All other interrupts will

generate a standard interrupt request (IRQ), this will cause a jump to processor virtual address 0000.00018. Setting

the appropriate bit in this register enables the corresponding interrupt. All bits are cleared by a system reset. Please

refer to Section 3.6,

“Interrupt Registers” for individual bit details.

TC2OI: TC2 under flow interrupt. This interrupt becomes active on the next falling edge of the timer

counter 2 clock after the timer counter has under flowed (reached zero). It is cleared by writing to the

TC2EOI location.

RTCMI: RTC compare match interrupt. This interrupt becomes active on the next rising edge of the

1 Hz Real-Time Clock (one second later) after the 32-bit time written to the Real-Time Clock match reg-

ister exactly matches the current time in the RTC. It is cleared by writing to the RTCEOI location.

TINT: 64 Hz tick interrupt. This interrupt becomes active on every rising edge of the internal

64 Hz clock signal. This 64 Hz clock is derived from the 15-stage ripple counter that divides the

32.768 kHz oscillator input down to 1 Hz for the Real-Time Clock. This interrupt is cleared by writing to

the TEOI location.

Note: TINT is disabled / turned off during Snooze/the Standby States.

UTXINT1: Internal UART1 transmit FIFO half-empty interrupt. The function of this interrupt source

depends on whether the UART1 FIFO is enabled. If the FIFO is disabled (FIFOEN bit is clear in the

UART1 bit rate and line control register), this interrupt will be active when there is no data in the UART1

TX data holding register and be cleared by writing to the UART1 data register. If the FIFO is enabled

this interrupt will be active when the UART1 TX FIFO is half or more empty, and is cleared by filling the

FIFO to at least half full.

URXINT1: Internal UART1 receive FIFO half full interrupt. The function of this interrupt source depends

on whether the UART1 FIFO is enabled. If the FIFO is disabled this interrupt will be active when there is

valid RX data in the UART1 RX data holding register and be cleared by reading this data. If the FIFO is

enabled this interrupt will be active when the UART1 RX FIFO is half or more full or if the FIFO is non

empty and no more characters have been received for a three character time out period. It is cleared by

reading all the data from the RX FIFO.

UMSINT: Internal UART1 modem status changed interrupt. This interrupt will be active if either of the

two modem status lines (CTS or DSR) change state. It is cleared by writing to the UMSEOI location.

SSEOTI: Synchronous serial interface end of transfer interrupt. This interrupt will be active after a com-

plete data transfer to and from the external ADC has been completed. It is cleared by reading the ADC

data from the SYNCIO register.

SSEOTI

UMSINT

URXINT

UTXINT

TINT

RTCMI

TC2OI

TC1OI

54321

EINT3

EINT2

EINT1

CSINT

MCINT

WEINT

BLINT

EXTFIQ

Bit

Description

Table 42. INTSR1 (Continued)

CS89712 データシート(PDF) 90 Page - Cirrus Logic

CS89712 データシート(HTML) 90 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード