データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SST25WF080B データシート(PDF) 6 Page - Microchip Technology

部品番号 SST25WF080B
部品情報  8 Mbit 1.8V SPI Serial Flash
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SST25WF080B データシート(HTML) 6 Page - Microchip Technology

Back Button SST25WF080B Datasheet HTML 2Page - Microchip Technology SST25WF080B Datasheet HTML 3Page - Microchip Technology SST25WF080B Datasheet HTML 4Page - Microchip Technology SST25WF080B Datasheet HTML 5Page - Microchip Technology SST25WF080B Datasheet HTML 6Page - Microchip Technology SST25WF080B Datasheet HTML 7Page - Microchip Technology SST25WF080B Datasheet HTML 8Page - Microchip Technology SST25WF080B Datasheet HTML 9Page - Microchip Technology SST25WF080B Datasheet HTML 10Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 39 page
background image
SST25WF080B
DS20005164C-page 6
 2014 Microchip Technology Inc.
4.0.1
HOLD
In the hold mode, serial sequences underway with the
SPI Flash memory are paused without resetting the
clocking sequence. To activate the HOLD# mode, CE#
must be in active low state. The HOLD# mode begins
when the SCK active low state coincides with the falling
edge of the HOLD# signal. The Hold mode ends when
the rising edge of the HOLD# signal coincides with the
SCK active low state. HOLD# must not rise or fall when
SCK logic level is high. See Figure 4-2 for Hold Condi-
tion waveform.
Once the device enters Hold mode, SO will be in high-
impedance state while SI and SCK can be VIL or VIH.
If CE# is driven active high during a Hold condition, the
device returns to standby mode. The device can then
be re-initiated with the command sequences listed in
Table 5-1. As long as HOLD# signal is low, the memory
remains in the Hold condition. To resume communica-
tion with the device, HOLD# must be driven active high,
and CE# must be driven active low. See Figure 4-2 for
Hold timing.
FIGURE 4-2:
HOLD CONDITION WAVEFORM
4.1
Write Protection
SST25WF080B provides software Write protection.
The Write Protect pin (WP#) enables or disables the
lock-down function of the status register. The Block-
Protection bits (BP0, BP1, BP2, TB, and BPL) in the
status register provide Write protection to the memory
array and the status register. See Table 4-3 for the
Block-Protection description.
4.1.1
WRITE PROTECT PIN (WP#)
The Write Protect (WP#) pin enables the lock-down
function of the BPL bit (bit 7) in the status register.
When WP# is driven low, the execution of the Write-
Status-Register (WRSR) instruction is determined by
the value of the BPL bit (see Table 4-1). When WP# is
high, the lock-down function of the BPL bit is disabled.
Active
Hold
Active
25164 F05.1
SCK
HOLD#
TABLE 4-1:
CONDITIONS TO EXECUTE WRITE-STATUS-REGISTER (WRSR) INSTRUCTION
WP#
BPL
Execute WRSR Instruction
L
1
Not Allowed
L
0
Allowed
H
X
Allowed



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com