SST25WF080B datasheet(8/39 Pages) MICROCHIP

8 / 39 page

SST25WF080B

DS20005164C-page 8

 2014 Microchip Technology Inc.

4.2.4

BLOCK PROTECTION LOCK-DOWN

(BPL–BIT 7)

When the WP# pin is driven low (VIL), it enables the

Block-Protection-Lock-Down (BPL) bit. When BPL is

set to ‘1’, it prevents any further alteration of the BP0,

BP1, BP2, TB, and BPL bits. When the WP# pin is

driven high (VIH), the BPL bit has no effect and its value

is ‘Don’t Care’.

TABLE 4-3:

SOFTWARE STATUS REGISTER BLOCK PROTECTION

Protection Level

Status Register Bit

Protected Memory Address

BP2

BP1

BP0

0 (Full Memory Array unprotected)

None

T1 (1/16 Top Memory Block protected)

0001

0F0000H-0FFFFFH

T2 (1/8 Top Memory Block protected)

0010

0E0000H-0FFFFFH

T3 (1/4 Top Memory Block protected)

0011

0C0000H-0FFFFFH

T4 (1/2 Top Memory Block protected)

0100

080000H-0FFFFFH

B1 (1/16 Bottom Memory Block protected)

1001

000000H-00FFFFH

B2 (1/8 Bottom Memory Block protected)

1010

000000H-01FFFFH

B3 (1/4 Bottom Memory Block protected)

1011

000000H-03FFFFH

B4 (1/2 Bottom Memory Block protected)

1100

000000H-07FFFFH

5 (Full Memory Block protected)

000000H-0FFFFFH

5 (Full Memory Block protected)

000000H-0FFFFFH

SST25WF080B データシート(PDF) 8 Page - Microchip Technology

SST25WF080B データシート(HTML) 8 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

データシートダウンロード