 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
ST7LITE49K2 データシート(PDF) 119 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49K2 データシート(HTML) 119 Page - STMicroelectronics |
|
|
119 / 245 page  ST7LITE49K2 On-chip peripherals 119/245 A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency. Figure 57. Counter timing diagram, internal clock divided by 2 Figure 58. Counter timing diagram, internal clock divided by 4 Figure 59. Counter timing diagram, internal clock divided by 8 Note: The device is in reset state when the internal reset signal is high, when it is low the device is running. CPU clock FFFD FFFE FFFF 0000 0001 0002 0003 Internal reset Timer clock Counter register Timer overflow flag (TOF) FFFC FFFD 0000 0001 CPU clock Internal reset Timer clock Counter register Timer overflow flag (TOF) CPU clock Internal reset Timer clock Counter register Timer overflow flag (TOF) FFFC FFFD 0000 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
