 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
ST7LITE49K2 データシート(PDF) 44 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49K2 データシート(HTML) 44 Page - STMicroelectronics |
|
|
44 / 245 page  Supply, reset and clock management ST7LITE49K2 44/245 Caution: When the ST7 is unprogrammed or fully erased, the Flash is blank and the Reset vector is not programmed. For this reason, it is recommended to keep the RESET pin in low state until programming mode is entered, in order to avoid unwanted behavior. The 256 CPU clock cycle delay allows the oscillator to stabilize and ensures that recovery has taken place from the Reset state. The shorter or longer clock cycle delay is automatically selected depending on the clock source chosen by option byte. The Reset vector fetch phase duration is 2 clock cycles. Figure 14. Reset sequence phases Table 7. CPU clock delay during Reset sequence Clock source CPU clock cycle delay Internal RC 8 MHz Oscillator 4096 Internal RC 32 kHz Oscillator 256 External clock (connected to CLKIN/PB1 pin) 4096 External Crystal/Ceramic Oscillator (connected to OSC1/OSC2 pins) 4096 External Crystal/Ceramic 1-16 MHz Oscillator 4096 External Crystal/Ceramic 32 kHz Oscillator 256 RESET active phase Internal reset 256 or 4096 clock cycles Fetch vector |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
