データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST7LITE49K2 データシート(PDF) 133 Page - STMicroelectronics

部品番号 ST7LITE49K2
部品情報  Communication interfaces
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITE49K2 データシート(HTML) 133 Page - STMicroelectronics

Back Button ST7LITE49K2 Datasheet HTML 129Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 130Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 131Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 132Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 133Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 134Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 135Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 136Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 137Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 245 page
background image
ST7LITE49K2
On-chip peripherals
133/245
10: Timer clock = fCPU/8
11: Timer clock = external clock (where available)
Note:
If the external clock pin is not available, programming the external clock configuration stops
the counter.
Bit 1 = IEDG2 Input edge 2
This bit determines which type of level transition on the ICAP2 pin triggers the capture.
0: A falling edge triggers the capture
1: A rising edge triggers the capture
Bit 0 = EXEDG External clock edge
This bit determines which type of level transition on the external clock pin EXTCLK
triggers the counter register.
0: A falling edge triggers the counter register
1: A rising edge triggers the counter register
Timer A control/status register (TACSR)
Reset value: 0000 0000 (00h)
The 3 least significant bits are not used.
Bit 7 = ICF1 Input capture flag 1
0: No input capture (reset value)
1: An input capture has occurred on the ICAP1 pin or the counter has reached the
OC2R value in PWM mode. To clear this bit, first read the SR register, then read or
write the low byte of the IC1R (IC1LR) register.
Bit 6 = OCF1 Output compare flag 1
0: No match (reset value)
1: The content of the free running counter has matched the content of the OC1R
register. To clear this bit, first read the SR register, then read or write the low byte of
the OC1R (OC1LR) register.
Bit 5 = TOF Timer overflow flag
0: No timer overflow (reset value)
1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first
read the SR register, then read or write the low byte of the CR (CLR) register.
Note:
Reading or writing the ACLR register does not clear TOF.
7
0
ICF1
OCF1
TOF
ICF2
OCF2
TIMD
Reserved
Read Only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com