データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST7MC2S6-Auto データシート(PDF) 88 Page - STMicroelectronics

部品番号 ST7MC2S6-Auto
部品情報  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7MC2S6-Auto データシート(HTML) 88 Page - STMicroelectronics

Back Button ST7MC2S6-Auto Datasheet HTML 84Page - STMicroelectronics ST7MC2S6-Auto Datasheet HTML 85Page - STMicroelectronics ST7MC2S6-Auto Datasheet HTML 86Page - STMicroelectronics ST7MC2S6-Auto Datasheet HTML 87Page - STMicroelectronics ST7MC2S6-Auto Datasheet HTML 88Page - STMicroelectronics ST7MC2S6-Auto Datasheet HTML 89Page - STMicroelectronics ST7MC2S6-Auto Datasheet HTML 90Page - STMicroelectronics ST7MC2S6-Auto Datasheet HTML 91Page - STMicroelectronics ST7MC2S6-Auto Datasheet HTML 92Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
On-chip peripherals
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto
88/371
Note:
The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is
cleared).
Watchdog reset on HALT option
If the watchdog is activated and the watchdog reset on halt option is selected, then the HALT
instruction generates a reset.
10.1.4
Using Halt mode with the watchdog
If Halt mode with watchdog is enabled by option byte (no watchdog reset on HALT
instruction), it is recommended before executing the HALT instruction to refresh the WDG
counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.
10.1.5
How to program the watchdog timeout
Figure 31 shows the linear relationship between the 6-bit value to be loaded in the watchdog
counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a
quick calculation without taking the timing variations into account. If more precision is
needed, use the formulae in Figure 32.
Caution:
When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an
immediate reset.
Figure 31.
Approximate timeout duration
Watchdog timeout (ms) @ 8 MHz fOSC2
3F
00
38
128
1.5
65
30
28
20
18
10
08
50
34
18
82
98
114
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com