| データシートサーチシステム |
|
SPEAR600 データシート(PDF) 72 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR600 データシート(HTML) 72 Page - STMicroelectronics |
|
72 / 97 page ![]() Timing characteristics SPEAr600 72/97 Doc ID 16259 Rev 3 Note: 1 Tstable = Tclock direct max - (Tmax + Tmin) 2 For Tmax the maximum value is taken from the worst case and best case, while for Tmin the minimum value is taken from the worst case and best case. 3CLCP should be delayed by {Tmax + [Tclock direct max - (Tmax + Tmin)]/2} = 4.7915 ns 6.3.2 CLCD timing characteristics divided clock Figure 17. CLCD waveform with CLCP divided Figure 18. CLCD block diagram with CLCP divided Table 44. CLCD timings with CLCP divided Parameter Value Frequency Tclock divided max 12 ns 83.3 MHz Tclock divided max rise (Tr) 0.81 ns Tclock divided max (Tf) 0.87 ns Tmin -0.49 ns Tmax 2.38 ns Tstable 9.13 ns Tmin Tmax CLCP CLD[23:0], CLAC, CLLE, CLLP, CLFP, CLPOWER Tclock Tr Tf Tstable Q Q SET CLR D t2 CLCP CLD[23:0], CLAC, CLLE, CLLP, CLFP, CLPOWER CLCDCLK t1 Q Q SET CLR D t3 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |