データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

SPEAR600 データシート(PDF) 8 Page - STMicroelectronics

部品番号 SPEAR600
部品情報  Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR600 データシート(HTML) 8 Page - STMicroelectronics

Back Button SPEAR600 Datasheet HTML 4Page - STMicroelectronics SPEAR600 Datasheet HTML 5Page - STMicroelectronics SPEAR600 Datasheet HTML 6Page - STMicroelectronics SPEAR600 Datasheet HTML 7Page - STMicroelectronics SPEAR600 Datasheet HTML 8Page - STMicroelectronics SPEAR600 Datasheet HTML 9Page - STMicroelectronics SPEAR600 Datasheet HTML 10Page - STMicroelectronics SPEAR600 Datasheet HTML 11Page - STMicroelectronics SPEAR600 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 97 page
background image
Description
SPEAr600
8/97
Doc ID 16259 Rev 3
1
Description
The SPEAr600 is a member of the SPEAr family of embedded MPUs for networked devices,
it is based on dual ARM926EJ-S processors (up to 333 MHz), widely used in applications
where high computation performance is required.
Both processors have an MMU supporting virtual memory management and making the
system compliant with the Linux operating system. They also offer 16 KBytes of data cache,
16 KBytes of instruction cache, JTAG and ETM (embedded trace macro-cell) for debug
operations.
To expand its range of target applications, SPEAr600 can be extended by adding additional
peripherals through the external local bus (EXPI interface).
Figure 1.
Functional block diagram
MultiChannel DMA
controller
LCD controller
1024*768
DDR1/DDR2
memory controller
32 KBytes BootRom
8 KBytes SRAM
NAND
Flash controller
Serial Flash
Interface
Ethernet Controller
10/100/1000 Mbps
JPEG Codec
accelerator
Watchdog
RTC
Timers
PLLs
ARM926EJ-S
@333 MHz
System
controller
Interrupt
controller
ICache
DCache
MMU
ARM926EJ-S
@333 MHz
System
controller
Interrupt
controller
ICache
DCache
MMU
USB Device 2.0 +Phy
USB Host 2.0 +Phy
USB Host 2.0 +Phy
2x UART
I2C master/slave
Fast IrDA
3x SSP
ADC 10-bit 8ch
GPIO
10x Timers
3x I2S
EXPI I/f



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com