WM8232 datasheet(37/141 Pages) CIRRUS

37 / 141 page

WM8232

Rev 4.6

TG PULSE

The WM8232 can generate 8 TG pulses internally (PO0

– PO7). These pulses are generated by the

toggle point setting registers (TP*) and polarity setting registers (POL*_PO*). WM8232 provided up to

32 toggle point by using TP0 to TP31. PO0-PO7 signals can be assigned to CLK2-CLK11 by

SEL_PCK* and SEL_CLK* register.

TRIGGER DATA

The WM8232 can implement trigger data in LVDS output.(S0,S1,S2,S3 and S4) This can be selected

by two methods. One is the FLAGPIX register which can be set one pixel for each line. The other is to

apply a PO* pulse. Figure 24 shows the trigger data implementation timing.

CHANNEL ID

Also WM8232 can implement channel identification data instead of trigger data. Table 13 shows the

matrix of input channel and channel ID.

ID[1]

ID[0]

IN1

IN2

IN3

Table 13 Channel ID

Channel ID can be assigned to flag data (S0, S1, S2, S3 or S4). The following is the example of

channel ID assignment.

Example: Assigned channel ID to flag data as ID[1]=S2, ID[0]=S3.

If output data is as follows, channel ID will be IN1. (i.e. ID[1]=S2=0, ID[0]=S3=1)

IN1[0]

IN1[1]

IN1[2]

IN1[3]

IN1[4]

IN1[5]

IN1[6]

IN1[7]

IN1[8]

IN2[0]

IN2[1]

IN2[2]

IN2[3]

IN2[4]

IN2[5]

IN2[6]

IN2[7]

IN2[8]

IN2[9]

IN3[0]

IN3[1]

IN3[2]

IN3[3]

IN3[4]

IN3[5]

IN3[6]

IN3[7]

IN3[8]

IN3[9]

DCLK

WM8232 データシート(PDF) 37 Page - Cirrus Logic

WM8232 データシート(HTML) 37 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード