データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS62180 データシート(PDF) 13 Page - Cirrus Logic

部品番号 CS62180
部品情報  T1 FRAMER
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS62180 データシート(HTML) 13 Page - Cirrus Logic

Back Button CS62180 Datasheet HTML 9Page - Cirrus Logic CS62180 Datasheet HTML 10Page - Cirrus Logic CS62180 Datasheet HTML 11Page - Cirrus Logic CS62180 Datasheet HTML 12Page - Cirrus Logic CS62180 Datasheet HTML 13Page - Cirrus Logic CS62180 Datasheet HTML 14Page - Cirrus Logic CS62180 Datasheet HTML 15Page - Cirrus Logic CS62180 Datasheet HTML 16Page - Cirrus Logic CS62180 Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 50 page
background image
ment will be moved forward by the least number
of bits necessary to be in alignment with the new
frame boundary.
Figure 5 shows the bit-level timing (with signal-
ling enabled). Note that the delay from input to
output is 10 TCLK cycles. TCHCLK transitions
high at the beginning of every DS0 channel
(50% duty cycle).
193S Timing
Frame and multiframe timing is output on
TCHCLK, TMO, TSIGSEL, TSIGFR, and
TLCLK. TMO transitions high at the beginning
of every superframe (50% duty cycle). TSIGFR
goes high during signaling frames (every 6
frames). TLCLK is a 4 kHz clock for the TLINK
input. TLCLK goes high during odd frames (ex-
ternal S-bit insertion).
TSIGSEL runs at twice the frequency of TMO.
Logical combination of TMO and TSIGSEL pro-
vides a way to distinguish the 6
th and 12th
frames for external multiplexing of signaling
channels. TMO is high for channel A, and low
for B. See Figure 6 for timing diagram.
193E Timing
Frame and multiframe timing is output on
TCHCLK, TMO, TSIGSEL, TSIGFR, and
TLCLK. TMO transitions high at the beginning
of every superframe (50% duty cycle). TSIGFR
goes high during signaling frames (every 6
frames). TLCLK is a 4 kHz clock for the TLINK
input. TLCLK goes high during odd frames
(FDL insertion).
TSIGSEL runs at twice the frequency of TMO.
Logical combination of TMO and TSIGSEL pro-
vides a way to distinguish the 6th, 12th, 18th,
and 24th frames for external multiplexing of sig-
naling channels.
TMO is high for channels A
and B, and TSIGSEL is high for channels A and
C. See Figure 7 for timing diagram.
TCLK
TMSYNC
TFSYNC
TLINK
TSIGFR
TABCD
TSER
TCHCLK
10 TCLK Cycle Delay
TMO,
TSIGSEL,
TLCLK
TPOS,
TNEG
1
2
3
4
5
6
7
8
1
2
3
1
2
3
4
5
6
7
7
1
1
2
3
4
5
6
7
7
D23
F1
D24 F1
D24
D23
Figure 5. Bit Level Transmit Timing (193E, signaling enabled)
CS62180B
DS225PP2
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com