CS62180 datasheet(39/50 Pages) CIRRUS

39 / 50 page

TLINK - Transmit Link Data, Pin 10 (PLCC, Pin 12).

In 193S framing mode, setting bit 2 of the Transmission Control Register (TCR) enables data

on TLINK to be inserted into the S-bit channel (F-bit of all even frames). In 193E mode,

TLINK is sampled for data to be inserted into the F-bit of all odd frames for the 4 kHz facility

data link (FDL). In the SLC-96

® mode, TLINK is sampled for data to be inserted into the DL.

In T1DM mode, TLINK is sampled for data to be inserted into the channel 24 "A" data link.

Delay from TLINK to TPOS/TNEG is 10 TCLK periods. In hardware mode, external S-bit

insertion on TLINK is enabled by setting pin 14 (193SI) high.

Outputs

TPOS, TNEG - Transmit Bipolar Data Outputs, Pins 12 and 13 (PLCC, Pins 14 and 15 ).

Coded data for transmission, updated on rising edge of TCLK. If TCR.7 is clear, or the

CS62180B is in hardware mode, data is output in dual-unipolar format. If

TCR.7 is set to a "1", data is output on TPOS in NRZ format, and TNEG is held low. Delay

from input to TPOS/TNEG is 10 TCLK periods.

TCHCLK - Transmit Channel Clock, Pin 4 (PLCC, Pin 5).

192 kHz clock which identifies DS0 channel boundaries. TCHCLK rises to indicate that the

next bit input on TSER is the first bit (MSB) of the DS0 channel. TCHCLK has a 50% duty

cycle.

TMO - Transmit Multiframe Out, Pin 6 (PLCC, Pin 8).

Output of internal multiframe counter. Rising edge marks beginning of multiframe, with 50%

duty cycle. Internal multiframe counter can be set on the rising edge of TMSYNC. In 193S

mode, TMO is high for frames 1-6, and low for frames 7-12, allowing easy distinction of

signaling channels A and B. In 193E mode, TMO is high for 1-12, and low for 13-24, and can

be used together with TSIGSEL to distinguish channels A, B, C, and D.

TSIGSEL - Transmit Signaling Select, Pin 7 (PLCC, Pin 9).

In 193S, 193E and T1DM modes, TSIGSEL runs at 2x TMO with a 50% duty cycle. Together

with TMO, TSIGSEL provides a way to distinguish signaling channels A, B, C, and D in 193E

mode. TMO is high for channels A and B. TSIGSEL is high for channels A and C (frames 1-6

and 13-18). In SLC-96

® mode, TSIGSEL provides a way to distinquish when the DL bits are

to input.

TSIGFR - Transmit Signaling Frame, Pin 8 (PLCC, Pin 10).

TSIGFR goes high during signaling frames only, remaining low at all other times. Signaling

frames are frames 6 and 12 in 193S, SLC-96

® and T1DM modes, and 6, 12, 18, and 24 in

193E mode.

TLCLK - Transmit Line Clock, Pin 11 (PLCC, Pin 13).

In 193S, 193E and SLC-96

® modes, TLCLK runs at 4 kHz with a 50% duty cycle. It’s high

during odd numbered frames, and is useful for marking FS or FDL channel timing (input on

TLINK), and FT, FPS, and CRC channels (input on TSER). In T1DM, TLCLK runs at 8 kHz,

with a duty cycle of one bit period high per frame.

CS62180B

DS225PP2

CS62180 データシート(PDF) 39 Page - Cirrus Logic

CS62180 データシート(HTML) 39 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

データシートダウンロード