データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM652X データシート(PDF) 241 Page - Texas Instruments

部品番号 AM652X
部品情報  Sitara Processors
PDF  299 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X データシート(HTML) 241 Page - Texas Instruments

Back Button AM652X Datasheet HTML 237Page - Texas Instruments AM652X Datasheet HTML 238Page - Texas Instruments AM652X Datasheet HTML 239Page - Texas Instruments AM652X Datasheet HTML 240Page - Texas Instruments AM652X Datasheet HTML 241Page - Texas Instruments AM652X Datasheet HTML 242Page - Texas Instruments AM652X Datasheet HTML 243Page - Texas Instruments AM652X Datasheet HTML 244Page - Texas Instruments AM652X Datasheet HTML 245Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 241 / 299 page
background image
241
AM6548, AM6528, AM6546
AM6526, AM6527
www.ti.com
SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Detailed Description
Copyright © 2017–2018, Texas Instruments Incorporated
Dual Arm Cortex-R5F CPU configuration
Revision r1p3
Armv7-R profile
Split/Lock operation
Split mode: Two independently operating cores (Asymetric Multi Processing, no coherence)
Lock (lockstep) mode: One main operating core with the other operating in lockstep for safety
Boot-time configurable to be in split or lock mode
L1 Memory System
16KB Instruction Cache
4x4KB ways
SECDED ECC protected per 64 bits
16KB Data Cache
4x4KB ways
SECDED ECC protected per 32 bits
64KB Tightly-Coupled Memory (TCM) per CPU
SECDED ECC protected per 32 bits
Readable/Writable from system
Split into A and B banks (with B further splitting into B0 and B1 interleaved banks)
32KB TCMA (ATCM)
16KB TCMB0 (B0TCM)
16KB TCMB1 (B1TCM)
Low interrupt latency with restartable instructions
Non-Maskable Interrupt (NMI)
Full-Precision Floating Point (VFPv3)
16-Region Memory Protection Unit (MPU)
8 Breakpoints
8 Watchpoints
Dynamic Branch Prediction with Global History Buffer and 4-entry Return Stack
CoreSight Debug Access Port (DAP)
CoreSight ETM-R5 Interface
Performance Monitoring Unit (PMU)
Interfaces
64-bit VBUSM master pair (1 read, 1 write) for L3 memory accesses (per core)
64-bit VBUSM slave for TCM access (per core)
Also allows access to cache for debug purposes
32-bit VBUSP master for peripheral access (per core)
32-bit VBUSP slave config port (per core)
32-bit VBUSP slave debug port
Allows access to all MCU_ARMSS internal debug logic
32-bit to 48-bit Region-based Address Translation (RAT) on memory access masters
16 Regions
Synchronous clock domain crossing on all interfaces



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com