GD25LE256DWJS datasheet(34/83 Pages) GIGADEVICE

34 / 83 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LE256D

Quad I/O Fast Read (EBH) in QPI mode

The Quad I/O Fast Read command is also supported in QPI mode. See Figure14b. In QPI mode, the number of

dummy clocks is configured by the

“Set Read Parameters (C0H)” command to accommodate a wide range application with

different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read

Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8/8. In QPI mode, the

“Continuous Read Mode” bits M7-M0 are also considered as dummy clocks. “Continuous Read Mode” feature is also

available in QPI mode for Quad I/O Fast Read command.

“Wrap Around” feature is not available in QPI mode for Quad I/O

Fast Read command. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated

“Burst

Read with Wrap

” (0CH) command must be used.

Figure14b. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0) QPI)

CS#

SCLK

IO0

IO1

IO2

IO3

Command

EBH

A23-16

A15-8

A7-0

M7-0*

12 13

IOs switch from

Input to output

dummy* Byte1

Byte2

*"Set Read Parameters"

Command (C0H) can

set the number of

dummy clocks

Note: The device default is in 24-bit address mode. For 4-byte mode, the address length becomes 32-bit.

GD25LE256DWJS データシート(PDF) 34 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25LE256DWJS データシート(HTML) 34 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

データシートダウンロード