データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

STPMIC1 データシート(PDF) 99 Page - STMicroelectronics

部品番号 STPMIC1
部品情報  Highly integrated power management IC for micro processor units
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STPMIC1 データシート(HTML) 99 Page - STMicroelectronics

Back Button STPMIC1 Datasheet HTML 95Page - STMicroelectronics STPMIC1 Datasheet HTML 96Page - STMicroelectronics STPMIC1 Datasheet HTML 97Page - STMicroelectronics STPMIC1 Datasheet HTML 98Page - STMicroelectronics STPMIC1 Datasheet HTML 99Page - STMicroelectronics STPMIC1 Datasheet HTML 100Page - STMicroelectronics STPMIC1 Datasheet HTML 101Page - STMicroelectronics STPMIC1 Datasheet HTML 102Page - STMicroelectronics STPMIC1 Datasheet HTML 103Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 140 page
background image
6.5
Interrupt registers
6.5.1
Overall interrupt register behavior
No interrupts are stored before RSTn is released. Interrupt registers are all cleared and masked on default and
turn-OFF conditions.
Section 6.5.2 Interrupt pending register 1 (INT_PENDING_R1), Section 6.5.3 Interrupt pending
register 2 (INT_PENDING_R2), Section 6.5.4 Interrupt pending register 3 (INT_PENDING_R3) and
Section 6.5.5 Interrupt pending register 4 (INT_PENDING_R4) store information about masked and not masked
events.
Section 6.5.10 Interrupt clear mask registers (INT_CLEAR_MASK_Rx) or Section 6.5.6 Interrupt debug latch
registers (INT_DBG_LATCH_Rx) is a write register. Any read on this address provides x00 as data. Writing ‘1’ in a
bit forces INT_PENDING corresponding bit to ‘1’. Writing ‘0’ has no effect.
Section 6.5.8 Interrupt mask registers (INT_MASK_Rx) is a read/write register.
INTn pin is forced low as long as a bit is set in INT_PENDING_Rx and no mask in its corresponding
Section 6.5.8 Interrupt mask registers (INT_MASK_Rx). Section 6.5.11 Interrupt source register 1
(INT_SRC_R1), Section 6.5.12 Interrupt source register 2 (INT_SRC_R2), Section 6.5.13 Interrupt source
register 3 ( INT_SRC_R3) and Section 6.5.14 Interrupt source register 4 ( INT_SRC_R4) reflects a ‘real time’
status of the event while INT_PENDING_Rx stores events and not levels.
STPMIC1
Interrupt registers
DS12792 - Rev 7
page 99/140



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com