データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9546/PCBZ データシート(PDF) 64 Page - Analog Devices

部品番号 AD9546/PCBZ
部品情報  Dual DPLL Digitized Clock Synchronizer
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9546/PCBZ データシート(HTML) 64 Page - Analog Devices

Back Button AD9546/PCBZ Datasheet HTML 60Page - Analog Devices AD9546/PCBZ Datasheet HTML 61Page - Analog Devices AD9546/PCBZ Datasheet HTML 62Page - Analog Devices AD9546/PCBZ Datasheet HTML 63Page - Analog Devices AD9546/PCBZ Datasheet HTML 64Page - Analog Devices AD9546/PCBZ Datasheet HTML 65Page - Analog Devices AD9546/PCBZ Datasheet HTML 66Page - Analog Devices AD9546/PCBZ Datasheet HTML 67Page - Analog Devices AD9546/PCBZ Datasheet HTML 68Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 205 page
background image
AD9546
Data Sheet
Rev. 0 | Page 64 of 205
Guard Bypass Lock
The user has the option of preventing an unlock condition of
the common clock DPLL from triggering the synchronization
guard via the guard bypass lock bit, Bit 0 of Register 0x0D3C.
Logic 0 (default) allows an unlock condition to trigger the
synchronization guard. Logic 1 prevents an unlock condition
from triggering the synchronization guard.
Setting the guard bypass lock bit is useful when using the
digitized clock resources of the AD9546 in a nondigitized clock
application, for example, using two UTS resources to measure
the phase offset between two clock signals.
INITIAL SYNCHRONIZATION
The initial synchronization detect block ensures the CCS starts
in a known state. The CCS is not operational until the
synchronization detect block indicates initial synchronization
(the falling edge shown in Figure 51). Until initial
synchronization occurs, the initial synchronization detect block
holds the maximum magnitude detection block, the
synchronization offset refinement block, and the slew limiter in
a reset state. The initial synchronization detect block does not
indicate initial synchronization until the system clock PLL is
stable and a synchronization event occurs that does not trigger a
guard event (see the Synchronization Guard section).
READY STATUS
The CCS provides a status indicating that the common time
scale is ready to support digitized clocking resources. To check
the ready status of the CCS, use Bit 2 of Register 0x0D40, where
Logic 1 indicates the CCS is ready.
Ready status is also available via Bit 0 of Register 0x301D,
which is part of the IRQ mechanism (see the Interrupt Request
(IRQ) section) and through an appropriately configured Mx
status pin (see the Status and Control Pins section).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com