MPC885ZP80 datasheet(2/87 Pages) NXP

2 / 87 page

MPC885/MPC880 PowerQUICC Hardware Specifications, Rev. 7

Freescale Semiconductor

Overview

1Overview

The MPC885/MPC880 is a versatile single-chip integrated microprocessor and peripheral combination

that can be used in a variety of controller applications and communications and networking systems. The

MPC885/MPC880 provides enhanced ATM functionality, an additional fast Ethernet controller, a USB,

and an encryption block.

Table 1 shows the functionality supported by MPC885/MPC880.

2Features

The MPC885/MPC880 is comprised of three modules that each use the 32-bit internal bus: a MPC8xx

core, a system integration unit (SIU), and a communications processor module (CPM).

The following list summarizes the key MPC885/MPC880 features:

•

Embedded MPC8xx core up to 133 MHz

•

Maximum frequency operation of the external bus is 80 MHz (in 1:1 mode)

— The 133-MHz core frequency supports 2:1 mode only.

— The 66-/80-MHz core frequencies support both the 1:1 and 2:1 modes.

•

Single-issue, 32-bit core (compatible with the Power Architecture definition) with thirty-two

32-bit general-purpose registers (GPRs)

— The core performs branch prediction with conditional prefetch and without conditional

execution.

— 8-Kbyte data cache and 8-Kbyte instruction cache (see Table 1)

– Instruction cache is two-way, set-associative with 256 sets in 2 blocks

– Data cache is two-way, set-associative with 256 sets

– Cache coherency for both instruction and data caches is maintained on 128-bit (4-word)

cache blocks.

– Caches are physically addressed, implement a least recently used (LRU) replacement

algorithm, and are lockable on a cache block basis.

— MMUs with 32-entry TLB, fully associative instruction and data TLBs

— MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address

spaces and 16 protection groups

— Advanced on-chip emulation debug mode

Table 1. MPC885 Family

Part

Cache (Kbytes)

Ethernet

SCC

SMC

USB

ATM Support

Security

Engine

I Cache

D Cache

10BaseT

10/100

MPC885

Up to 3

Serial ATM and

UTOPIA interface

Yes

MPC880

Up to 2

Serial ATM and

UTOPIA interface

MPC885ZP80 データシート(PDF) 2 Page - NXP Semiconductors

MPC885ZP80 データシート(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

データシートダウンロード