データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8560CPX667JC データシート(PDF) 80 Page - NXP Semiconductors

部品番号 MPC8560CPX667JC
部品情報  Integrated Processor Hardware Specifications
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8560CPX667JC データシート(HTML) 80 Page - NXP Semiconductors

Back Button MPC8560CPX667JC Datasheet HTML 76Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 77Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 78Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 79Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 80Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 81Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 82Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 83Page - NXP Semiconductors MPC8560CPX667JC Datasheet HTML 84Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 108 page
background image
MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2
80
Freescale Semiconductor
Clocking
15 Clocking
This section describes the PLL configuration of the MPC8560. Note that the platform clock is identical to
the CCB clock.
15.1 Clock Ranges
Table 55 provides the clocking specifications for the processor core and Table 56 provides the clocking
specifications for the memory bus.
Table 55. Processor Core Clocking Specifications
Characteristic
Maximum Processor Core Frequency
Unit
Notes
667 MHz
833 MHz
1 GHz
Min
Max
Min
Max
Min
Max
e500 core processor frequency
400
667
400
833
400
1000
MHz
1, 2, 3
Notes:
1.Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK
frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating
frequencies. Refer to Section 15.2, “Platform/System PLL Ratio,” and Section 15.3, “e500 Core PLL Ratio,” for ratio
settings.
2.)The minimum e500 core frequency is based on the minimum platform frequency of 200 MHz.
3.)The 1.0 GHz core frequency is based on a 1.3 V VDD supply voltage.
Table 56. Memory Bus Clocking Specifications
Characteristic
Maximum Processor Core Frequency
Unit
Notes
667 MHz
833 MHz
1 GHz
Min
Max
Min
Max
Min
Max
Memory bus frequency
100
166
100
166
100
166
MHz
1, 2, 3
Notes:
1.Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK
frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating
frequencies. Refer to Section 15.2, “Platform/System PLL Ratio,” and Section 15.3, “e500 Core PLL Ratio,” for ratio
settings.
2.The memory bus speed is half of the DDR data rate, hence, half of the platform clock frequency.
3.)The 1.0 GHz core frequency is based on a 1.3 V VDD supply voltage.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com