データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

NM29N16 データシート(PDF) 5 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部品番号 NM29N16
部品情報  16 MBit (2M x 8 Bit) CMOS NAND FLASH E2PROM
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NSC [National Semiconductor (TI)]
ホームページ  http://www.national.com
Logo NSC - National Semiconductor (TI)

NM29N16 データシート(HTML) 5 Page - National Semiconductor (TI)

  NM29N16 Datasheet HTML 1Page - National Semiconductor (TI) NM29N16 Datasheet HTML 2Page - National Semiconductor (TI) NM29N16 Datasheet HTML 3Page - National Semiconductor (TI) NM29N16 Datasheet HTML 4Page - National Semiconductor (TI) NM29N16 Datasheet HTML 5Page - National Semiconductor (TI) NM29N16 Datasheet HTML 6Page - National Semiconductor (TI) NM29N16 Datasheet HTML 7Page - National Semiconductor (TI) NM29N16 Datasheet HTML 8Page - National Semiconductor (TI) NM29N16 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 30 page
background image
AC Electrical Characteristics (TA e 0 Cto a70 C VCC e 5V g10%) (Continued)
Note 1
In case that CLE ALE CE are input with clock tWC exceeds 80 ns Transition time tT s 5ns
set-up time
20 ns
a
hold time
40 ns
a
tWP
40 ns
a
tXX
a
4tT
20 ns
TLD11915 – 5
Note 2
CE high to Ready time depends on Pull up resister tied to RB pin (Refer to notification (10) toward the end of this document)
Note 3
In the case that CE turns to a high level after accessing the last address (263) in read mode (1) or (2) CE high time must keep equal to or greater than
300 ns when the delay time of CE against RE is 0 to 200 ns as shown below
In the second case the device will not turn to a ‘‘Busy’’ state when the CE delay time is less than 30 ns
TLD11915 – 6
Programming and Erasing Characteristic (TA e 0 Cto a 70 C VCC e 5V g10%)
Symbol
Parameter
Min
Typ
Max
Unit
Notes
tPROG
Average Programming Time
300 – 1000
5000
m
s
N
Divided Number on Same Page
10
Cycles
(1)
tBERASE
Block Erasing Time
6
6
100
ms
tMBERASE
Multi-Block Erasing Time
6 – 12
6 – 12
130
ms
(2)
tSR
Suspend Input to Ready
15
ms
NWE
Number WriteErase Cycles
25 x 105
Cycles
Note 1
Refer to the notification (16) toward the end of this document
Note 2
tMBERASE depends on the number of blocks to be erased (min 6 ms a 15 ms x Erase block number)
http
www nationalcom
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com