データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32C011D4U6 データシート(PDF) 75 Page - STMicroelectronics

部品番号 STM32C011D4U6
部品情報  Arm® Cortex®-M0 32-bit MCU, 32 KB Flash, 6 KB RAM,2 x USART, timers, ADC, comm. I/Fs, 2-3.6 V
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32C011D4U6 データシート(HTML) 75 Page - STMicroelectronics

Back Button STM32C011D4U6 Datasheet HTML 71Page - STMicroelectronics STM32C011D4U6 Datasheet HTML 72Page - STMicroelectronics STM32C011D4U6 Datasheet HTML 73Page - STMicroelectronics STM32C011D4U6 Datasheet HTML 74Page - STMicroelectronics STM32C011D4U6 Datasheet HTML 75Page - STMicroelectronics STM32C011D4U6 Datasheet HTML 76Page - STMicroelectronics STM32C011D4U6 Datasheet HTML 77Page - STMicroelectronics STM32C011D4U6 Datasheet HTML 78Page - STMicroelectronics STM32C011D4U6 Datasheet HTML 79Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 94 page
background image
DS13866 Rev 3
75/94
STM32C011x4/x6
Electrical characteristics
79
Figure 22. SPI timing diagram - slave mode and CPHA = 0
th(MI)
Data input hold time
Master mode
2
-
-
ns
th(SI)
Slave mode
3
-
-
ns
ta(SO)
Data output access
time
Slave mode
9
-
34
ns
tdis(SO)
Data output disable
time
Slave mode
9
-
16
ns
tv(SO)
Data output valid time
Slave mode
2.7 V < VDD < 3.6 V
-10
16
ns
Slave mode
2 V < VDD < 3.6 V
-10
22
tv(MO)
Master mode
-
3
5.5
ns
th(SO)
Data output hold time
Slave mode
2 V < VDD < 3.6 V
8-
-
ns
th(MO)
Master mode
1.5
-
-
ns
1. Evaluated by characterization – Not tested in production.
2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low
or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master
having tsu(MI) = 0 while Duty(SCK) = 50%
Table 61. SPI characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
MSv41658V1
NSS input
CPHA=0
CPOL=0
CPHA=0
CPOL=1
MISO output
MOSI input
tsu(SI)
th(SI)
tw(SCKL)
tw(SCKH)
tc(SCK)
tr(SCK)
th(NSS)
tdis(SO)
tsu(NSS)
ta(SO)
tv(SO)
Next bits IN
Last bit OUT
First bit IN
First bit OUT
Next bits OUT
th(SO)
tf(SCK)
Last bit IN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com