| データシートサーチシステム |
|
MPC5553 データシート(PDF) 45 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5553 データシート(HTML) 45 Page - Freescale Semiconductor, Inc |
|
45 / 60 page ![]() Electrical Characteristics MPC5553 Microcontroller Data Sheet, Rev. 0 Preliminary—Subject to Change Without Notice Freescale Semiconductor 45 3.14 Fast Ethernet AC Timing Specifications MII signals use TTL signal levels compatible with devices operating at 3.3 V. Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). 3.14.1 MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK) The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed 4 × the RX_CLK frequency. Table 28 lists MII receive channel timings. Figure 28 shows MII receive signal timings listed in Table 28. Figure 28. MII Receive Signal Timing Diagram Table 28. MII Receive Signal Timing Num Characteristic Min Max Unit 1 RXD[3:0], RX_DV, RX_ER to RX_CLK setup 5 — ns 2 RX_CLK to RXD[3:0], RX_DV, RX_ER hold 5 — ns 3 RX_CLK pulse width high 35% 65% RX_CLK period 4 RX_CLK pulse width low 35% 65% RX_CLK period M1 M2 RX_CLK (input) RXD[3:0] (inputs) RX_DV RX_ER M3 M4 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |