データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

AM29BDD160G データシート(PDF) 7 Page - Advanced Micro Devices

部品番号 AM29BDD160G
部品情報  16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AMD [Advanced Micro Devices]
ホームページ  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29BDD160G データシート(HTML) 7 Page - Advanced Micro Devices

Back Button AM29BDD160G Datasheet HTML 3Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 4Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 5Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 6Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 7Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 8Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 9Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 10Page - Advanced Micro Devices AM29BDD160G Datasheet HTML 11Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 79 page
background image
June 7, 2006
Am29BDD160G
5
PRODUCT SELECTOR GUIDE
Note: The 54D, 64C, and 65A speed options are tested and guaranteed to operate only at the 66 MHz, 56MHz, and 40MHz
frequencies respectively. Operation and other frequencies is not warranted.
BLOCK DIAGRAM
Part Number
Am29BDD160G
Standard Voltage Range: VCC = 2.5 – 2.75 V
Synchronous/Burst or Asynchronous
Speed Option (Clock Rate)
54D (66 MHz)
64C (56 MHz)
65A (40 MHz)
Max Initial/Asynchronous Access Time, ns (t
ACC)
54
64
67
Max Burst Access Delay (ns)
9 FBGA/9.5 PQFP
10 FBGA/10 PQFP
17
Max Clock Rate (MHz)
66
56
40
Min Initial Clock Delay (clock cycles)
3
3
2
Max CE# Access, ns (t
CE)
58
69
71
Max OE# Access, ns (tOE)
20
28
Input/Output
Buffers
X-Decoder
Y-Decoder
Chip Enable
Output Enable
Logic
Erase Voltage
Generator
PGM Voltage
Generator
Timer
V
CC
Detector
State
Control
Command
Register
V
CC
V
SS
WE#
RESET#
ACC
WP#
WORD#
CE#
OE#
DQ0
–DQ15
A0–A18
Data
Latch
Y-Gating
Cell Matrix
DQ0–DQ31
A0–A18
RDY
Buffer
RDY
Burst
State
Control
Burst
Address
Counter
ADV#
CLK
A0–A20
VIO
IND/
WAIT#



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com