データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

IMX7DCEC データシート(PDF) 21 Page - NXP Semiconductors

部品番号 IMX7DCEC
部品情報  i.MX 7Dual Family of Applications Processors Datasheet
PDF  161 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX7DCEC データシート(HTML) 21 Page - NXP Semiconductors

Back Button IMX7DCEC Datasheet HTML 17Page - NXP Semiconductors IMX7DCEC Datasheet HTML 18Page - NXP Semiconductors IMX7DCEC Datasheet HTML 19Page - NXP Semiconductors IMX7DCEC Datasheet HTML 20Page - NXP Semiconductors IMX7DCEC Datasheet HTML 21Page - NXP Semiconductors IMX7DCEC Datasheet HTML 22Page - NXP Semiconductors IMX7DCEC Datasheet HTML 23Page - NXP Semiconductors IMX7DCEC Datasheet HTML 24Page - NXP Semiconductors IMX7DCEC Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 161 page
background image
Electrical characteristics
i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023
NXP Semiconductors
21
4.1.1
Absolute maximum ratings
CAUTION
Stresses beyond those listed under Table 7 may affect reliability or cause
permanent damage to the device. These are stress ratings only. Functional
operation of the device at these or any other conditions beyond those
indicated in the operating ranges or parameters tables is not implied.
Maximum supply currents
on page 26
Power modes
on page 29
USB PHY Suspend current consumption
on page 32
Table 7. Absolute maximum ratings
Parameter Description
Symbol
Min
Max
Unit
Core supply voltages
VDD_ARM
VDD_SOC
–0.5
1.5
V
GPIO supply voltage
NVCC_ENET1
NVCC_EPDC1
NVCC_EPDC2
NVCC_I2C
NVCC_LCD
NVCC_SAI
NVCC_SD1
NVCC_SD2
NVArmCC_SD3
NVCC_SPI
NVCC_UART
–0.3
3.6
V
DDR I/O supply voltage
NVCC_DRAM
–0.3
1.975
V
Clock I/O supply voltage
NVCC_DRAM_CKE
–0.3
1.98
V
VDD_SNVS_IN supply voltage
VDD_SNVS_IN
–0.3
3.6
V
USB OTG PHY supply voltage
VDD_USB_OTG1_3P3_IN
VDD_USB_OTG2_3P3_IN
–0.3
3.6
V
USB_VBUS input detected
USB_OTG1_VBUS
USB_OTG2_VBUS
–0.3
5.25
V
Input voltage on USB_OTG*_DP, USB_OTG*_DN
pins
USB_OTG1_DP/USB_OTG1_DN
USB_OTG2_DP/USB_OTG2_DN
–0.3
3.63
V
USB_OTG1_CHD_B open-drain pullup voltage
when external pullup resistor is connected to
VDD_USB_OTG1_3P3_IN supply only
USB_OTG1_CHD_B
3.6
V
Table 6. i.MX 7Dual Chip-level conditions(continued)
For these characteristics, …
Topic appears …



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com