IMX7DCEC datasheet(76/161 Pages) NXP

76 / 161 page

Electrical characteristics

i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023

NXP Semiconductors

In EDO mode (Figure 36), NF16/NF17 are different from the definition in non-EDO mode (Figure 35).

They are called tREA/tRHOH (RE# access time/RE# HIGH to output hold). The typical value for them

are 16 ns (max for tREA)/15 ns (min for tRHOH) at 50 MB/s EDO mode. In EDO mode, GPMI will

sample NAND_DATAxx at rising edge of delayed NAND_RE_B provided by an internal DPLL. The

delay value can be controlled by GPMI_CTRL1.RDN_DELAY (see the GPMI chapter of the i.MX 7Dual

Application Processor Reference Manual [IMX7DRM]). The typical value of this control register is 0x8

at 50 MT/s EDO mode. But if the board delay is big enough and cannot be ignored, the delay value should

be made larger to compensate the board delay.

4.9.2

Source Synchronous mode AC timing (ONFI 2.x compatible)

Figure 38 to Figure 40 show the write and read timing of Source Synchronous mode.

Figure 38. Source Synchronous mode command and address timing diagram

NF18

NF25 NF26

NF20

NF21

NF20

NF23

NF24

NF19

NF22

NF21

CMD

ADD

NAND_CLE

NAND_ALE

NAND_WE/RE_B

NAND_CLK

NAND_DQS

Output enable

NAND_DATA[7:0]

Output enable

IMX7DCEC データシート(PDF) 76 Page - NXP Semiconductors

IMX7DCEC データシート(HTML) 76 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード