データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M58LT128HST データシート(PDF) 16 Page - STMicroelectronics

部品番号 M58LT128HST
部品情報  128-Mbit (8 Mb 횞16, Multiple Bank, Multilevel interface, Burst) 1.8 V supply, Secure Flash memories
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M58LT128HST データシート(HTML) 16 Page - STMicroelectronics

Back Button M58LT128HST Datasheet HTML 12Page - STMicroelectronics M58LT128HST Datasheet HTML 13Page - STMicroelectronics M58LT128HST Datasheet HTML 14Page - STMicroelectronics M58LT128HST Datasheet HTML 15Page - STMicroelectronics M58LT128HST Datasheet HTML 16Page - STMicroelectronics M58LT128HST Datasheet HTML 17Page - STMicroelectronics M58LT128HST Datasheet HTML 18Page - STMicroelectronics M58LT128HST Datasheet HTML 19Page - STMicroelectronics M58LT128HST Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 110 page
background image
Bus operations
M58LT128HST, M58LT128HSB
16/110
3.5
Standby
Standby disables most of the internal circuitry allowing a substantial reduction of the current
consumption. The memory is in standby when Chip Enable and Reset are at VIH. The power
consumption is reduced to the standby level IDD3 and the outputs are set to high impedance,
independently from the Output Enable or Write Enable inputs. If Chip Enable switches to VIH
during a program or erase operation, the device enters Standby mode when finished.
3.6
Reset
During Reset mode the memory is deselected and the outputs are high impedance. The
memory is in Reset mode when Reset is at VIL. The power consumption is reduced to the
Reset level, independently from the Chip Enable, Output Enable or Write Enable inputs. If
Reset is pulled to VSS during a Program or Erase, this operation is aborted and the memory
content is no longer valid.
Table 3.
Bus operations(1)
1.
X = Don't care.
Operation
E
G
W
L
RP
WAIT(2)
2.
WAIT signal polarity is configured using the Set Configuration Register command.
DQ15-DQ0
Bus Read
VIL
VIL
VIH
VIL
(3)
3.
L can be tied to VIH if the valid address has been previously latched.
VIH
Data Output
Bus Write
VIL
VIH
VIL
VIL
(3)
VIH
Data Input
Address Latch
VIL
XVIH
VIL
VIH
Data Output or Hi-Z(4)
4.
Depends on G.
Output Disable
VIL
VIH
VIH
XVIH
Hi-Z
Hi-Z
Standby
VIH
XX
X
VIH
Hi-Z
Hi-Z
Reset
XXX
X
VIL
Hi-Z
Hi-Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com