データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

PM7346 データシート(PDF) 70 Page - PMC-Sierra, Inc

部品番号 PM7346
部品情報  SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PDF  419 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PMC [PMC-Sierra, Inc]
ホームページ  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7346 データシート(HTML) 70 Page - PMC-Sierra, Inc

Back Button PM7346 Datasheet HTML 66Page - PMC-Sierra, Inc PM7346 Datasheet HTML 67Page - PMC-Sierra, Inc PM7346 Datasheet HTML 68Page - PMC-Sierra, Inc PM7346 Datasheet HTML 69Page - PMC-Sierra, Inc PM7346 Datasheet HTML 70Page - PMC-Sierra, Inc PM7346 Datasheet HTML 71Page - PMC-Sierra, Inc PM7346 Datasheet HTML 72Page - PMC-Sierra, Inc PM7346 Datasheet HTML 73Page - PMC-Sierra, Inc PM7346 Datasheet HTML 74Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 419 page
background image
PM7346 S/UNI-QJET
DATASHEET
PMC-960835
ISSUE 6
SATURN QUAD USER NETWORK INTERFACE FOR J2, E3, T3
PMC-SIERRA, INC. PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND ITS CUSTOMERS’ INTERNAL USE 49
Pin Name
Type
Pin No.
Function
RFCLK
Input
P20
Receive FIFO Read Clock (RFCLK). This
signal is used to read ATM cells from the
receive FIFOs. RFCLK must cycle at a 52
MHz or lower instantaneous rate, but at a
high enough rate to avoid FIFO overflows.
Please note that the RFCLK input is not 5
V tolerant, it is a 3.3 V only input pin.
DRCA[4]
DRCA[3]
DRCA[2]
DRCA[1]
Output
L17
M20
M19
M18
Direct Access Receive Cell Available
(DRCA[4:1]). These output signals
indicate when a cell is available in the
receive FIFO for the corresponding port.
DRCA[4:1] can be configured to be de-
asserted when either zero or four bytes
remain in the FIFO. DRCA[4:1] will thus
transition low on the rising edge of RFCLK
after Payload byte 48 (RCALEVEL0=1) or
43 (RCALEVEL0=0) is output for the 8-bit
interface (ATM8=1), or after Payload word
24 (RCALEVEL0=1) or 19
(RCALEVEL0=0) is output for the 16-bit
interface (ATM8=0).
The DRCA[4:1] outputs can be used to
support Utopia Direct Access mode.
PHY_ADR[2]
PHY_ADR[1]
PHY_ADR[0]
Input
K18
L20
L19
Device Identification Address
(PHY_ADR[2:0]). The PHY_ADR[2:0]
inputs are the most-significant bits of the
address space which this S/UNI-QJET
occupies. When the PHY_ADR[2:0] inputs
match the TADR[4:2] or RADR[4:2] inputs,
then one of the four quadrants (as
determined by the TADR[1:0] or RADR[1:0]
inputs) in this S/UNI-QJET is selected for
transmit or receive ATM access.
Note that the null-PHY address 1FH is an
invalid address and will not be identified to
any port on the S/UNI-QJET.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com