| データシートサーチシステム |
|
PM7347 データシート(PDF) 98 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM7347 データシート(HTML) 98 Page - PMC-Sierra, Inc |
|
98 / 341 page ![]() S/UNI®-JET Data Sheet Released Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use 98 Document ID: PMC-1990267, Issue 3 Register 308H: SPLR Configuration Bit Type Function Default Bit 7 R/W FORM[1] 0 Bit 6 R/W FORM[0] 0 Bit 5 R/W Reserved 0 Bit 4 R/W Reserved 0 Bit 3 R/W REFRAME 0 Bit 2 R/W PLCPEN 0 Bit 1 Unused X Bit 0 R/W EXT 0 EXT The EXT bit disables the internal transmission system sublayer timeslot counter from identifying DS1, DS3, E1, J2, E3 G.751, or E3 G.832 overhead bits. The EXT bit allows transmission formats that are unsupported by the internal timeslot counter to be supported using the ROHM[x] input. When a logic zero is written to EXT, input transmission system overhead (for DS1, DS3, E1, J2, E3 G.751, and E3 G.832 formats) is indicated using the internal timeslot counter. This counter is synchronized to the transmission system frame alignment using the ROHM[x] (for DS1 or E1 ATM direct-mapped formats), or by the integral framer block (for the DS3, J2, E3 G.751, or E3 G.832 formats). When a logic one is written to EXT, indications on ROHM identify each transmission system overhead bit. PLCPEN The PLCPEN bit enables PLCP framing. When a logic one is written to PLCPEN, PLCP framing is enabled. The PLCP format is specified by the FORM[1:0] bits in this register. When a logic zero is written to PLCPEN, PLCP related functions in the SPLR block are disabled. PLCPEN must be programmed to logic zero for E3 G.832, J2, and arbitrary framing formats. REFRAME The REFRAME bit is used to trigger reframing. When a logic one is written to REFRAME, the S/UNI-JET is forced out of PLCP frame and a new search for frame alignment is initiated. Note: Only a logic zero to logic one transition of the REFRAME bit triggers reframing; multiple write operations are required to ensure such a transition. Reserved All Reserved bits must be set to logic zero for proper operation. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |