データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

L6566ATR データシート(PDF) 24 Page - STMicroelectronics

部品番号 L6566ATR
部品情報  Multi-mode controller for SMPS with PFC front-end
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6566ATR データシート(HTML) 24 Page - STMicroelectronics

Back Button L6566ATR Datasheet HTML 20Page - STMicroelectronics L6566ATR Datasheet HTML 21Page - STMicroelectronics L6566ATR Datasheet HTML 22Page - STMicroelectronics L6566ATR Datasheet HTML 23Page - STMicroelectronics L6566ATR Datasheet HTML 24Page - STMicroelectronics L6566ATR Datasheet HTML 25Page - STMicroelectronics L6566ATR Datasheet HTML 26Page - STMicroelectronics L6566ATR Datasheet HTML 27Page - STMicroelectronics L6566ATR Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 51 page
background image
Application information
L6566A
24/51
5.3
Burst-mode operation at no load or very light load
When the voltage at the COMP pin (9) falls 20 mV below a threshold fixed internally at a
value, VCOMPBM, depending on the selected operating mode, the L6566A is disabled with
the MOSFET kept in OFF state and its consumption reduced at a lower value to minimize
Vcc capacitor discharge.
The control voltage now will increase as a result of the feedback reaction to the energy
delivery stop (the output voltage will be slowly decaying), the threshold will be exceeded and
the device will restart switching again. In this way the converter will work in burst-mode with
a nearly constant peak current defined by the internal disable level. A load decrease will
then cause a frequency reduction, which can go down even to few hundred hertz, thus
minimizing all frequency-related losses and making it easier to comply with energy saving
regulations. This kind of operation, shown in the timing diagrams of Figure 11 along with the
others previously described, is noise-free since the peak current is low.
If it is necessary to decrease the intervention threshold of the burst-mode operation, this can
be done by adding a small DC offset on the current sense pin as shown in Figure 12 on
page 25
.
Note:
The offset reduces the available dynamics of the current signal; thereby, the value of the
sense resistor must be determined taking this offset into account.
Figure 11. Load-dependent operating modes: timing diagrams
GD
(pin 4)
VCOMPBM
t
t
t
COMP
(pin 9)
20 mV
hyster.
QR Mode
Valley-skipping Mode
Burst-mode
fsw
fosc
QR Mode
FF Mode
Burst-mode
FF Mode
MODE/SC=Open
MODE/SC=VREF
MODE/SC=Open
MODE/SC=VREF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com