データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

STW81101AT データシート(PDF) 11 Page - STMicroelectronics

部品番号 STW81101AT
部品情報  Multi-band RF frequency synthesizer with integrated VCOs
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW81101AT データシート(HTML) 11 Page - STMicroelectronics

Back Button STW81101AT Datasheet HTML 7Page - STMicroelectronics STW81101AT Datasheet HTML 8Page - STMicroelectronics STW81101AT Datasheet HTML 9Page - STMicroelectronics STW81101AT Datasheet HTML 10Page - STMicroelectronics STW81101AT Datasheet HTML 11Page - STMicroelectronics STW81101AT Datasheet HTML 12Page - STMicroelectronics STW81101AT Datasheet HTML 13Page - STMicroelectronics STW81101AT Datasheet HTML 14Page - STMicroelectronics STW81101AT Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 48 page
background image
STW81101
Electrical specifications
11/48
VCTRL
VCO control voltage(5)
0.4
3
V
LO harmonic spurious(5)
-20
dBc
IVCOA
VCOA current consumption
FVCO=3.6GHz; amplitude [11]
27
mA
FVCO=3.6GHz; amplitude [00]
15
mA
IVCOB
VCOB current consumption
FVCO=4.1GHz; amplitude [11]
24
mA
FVCO=4.1GHz; amplitude [00]
13
mA
IVCOBUF
VCO buffer consumption
15
mA
IDIV2
Divider by 2 consumption
17
mA
IDIV4
Divider by 4 consumption
13
mA
LO output buffer
PLO
Output level
0
dBm
RL
Return loss(5)
Matched to 50 ohms
15
dB
IOUTBUF
Current consumption
DIV4 buff
27
mA
DIV2 buff
23
mA
Direct output
39
mA
External VCO (for test purposes only)
Frequency range
3.3
4.4
GHz
Input level
0
+6
dBm
Current consumption
VCO internal buffer
15
mA
PLL miscellaneous
IPLL
Current consumption
Input buffer, prescaler, digital
dividers, misc.
12
mA
tlock
Lock up time (5),(6)
25 kHz PLL bandwidth; within
1 ppm of frequency error
150
µs
1.
In order to achieve best phase noise performance 1V peak level is suggested.
2.
The frequency step is related to the PFD input frequency as follows:
- Fstep = FPFD for direct output
- Fstep = FPFD/2 for divided by 2 output
- Fstep = FPFD/4 for divided by 4 output
3.
See the relationship between ICP and REXT in
Section 5.7: Charge pump.
4.
The level of the spurs may change depending on PFD frequency, charge pump current, selected channel and PLL loop
BW.
5.
Guaranteed by design and characterization.
6.
Frequency jump from 1950 to 1800 MHz; it includes the time required by the VCO calibration procedure (7 FPFD cycles with
FPFD=400kHz).
Table 5.
Electrical specifications (continued)
Symbol
Parameter
Test conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com