データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STW81101AT データシート(PDF) 26 Page - STMicroelectronics

部品番号 STW81101AT
部品情報  Multi-band RF frequency synthesizer with integrated VCOs
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW81101AT データシート(HTML) 26 Page - STMicroelectronics

Back Button STW81101AT Datasheet HTML 22Page - STMicroelectronics STW81101AT Datasheet HTML 23Page - STMicroelectronics STW81101AT Datasheet HTML 24Page - STMicroelectronics STW81101AT Datasheet HTML 25Page - STMicroelectronics STW81101AT Datasheet HTML 26Page - STMicroelectronics STW81101AT Datasheet HTML 27Page - STMicroelectronics STW81101AT Datasheet HTML 28Page - STMicroelectronics STW81101AT Datasheet HTML 29Page - STMicroelectronics STW81101AT Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 48 page
background image
I2C bus interface
STW81101
26/48
6.1.5
Single-byte write mode
Following a START condition, the master sends a device select code with the RW bit set to
0. The STW81101 sends an acknowledge and waits for the 1-byte internal sub-address that
provides access to the internal registers.
After receiving the sub-address internal byte, the STW81101 again responds with an
acknowledge. A single-byte write to sub-address 00H changes the FUNCTIONAL_MODE
register, a single-byte write with sub-address 04H changes the CONTROL register, and so
on.
6.1.6
Multi-byte write mode
The multi-byte write mode can start from any internal address. The master sends the data
bytes, and each one is acknowledged. The master then terminates the transfer by
generating a STOP condition.
The sub-address decides the starting byte. For example, a multi-byte with sub-address 01H
and 2 DATA_IN bytes will change the B_COUNTER and A_COUNTER registers (01H,02H),
and a multi-byte with sub-address 00H and 6 DATA_IN bytes changes all the STW81101
registers.
6.1.7
Current byte address read mode
In the current byte address read mode, following a START condition, the master sends the
device address with the RW bit set to 1. Note that no sub-address is needed since there is
only one read register. The STW81101 acknowledges this and outputs the data byte. The
master does not acknowledge the received byte, and terminates the transfer with a STOP
condition.
Table 10.
Single-byte write mode
S
1100A2A1A0
0
ack
sub-address byte
ack
DATA IN
ack
P
Table 11.
Multi-byte write mode
S
1100A2A1A0 0 ack
sub-address byte
ack
DATA IN
ack
....
DATA IN
ack
P
Table 12.
Current byte address read mode
S
1100 A2 A1 A0
1ack
DATA OUT
No ack
P



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com