データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN9252/ML データシート(PDF) 213 Page - Microchip Technology

部品番号 LAN9252/ML
部品情報  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML データシート(HTML) 213 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 209Page - Microchip Technology LAN9252/ML Datasheet HTML 210Page - Microchip Technology LAN9252/ML Datasheet HTML 211Page - Microchip Technology LAN9252/ML Datasheet HTML 212Page - Microchip Technology LAN9252/ML Datasheet HTML 213Page - Microchip Technology LAN9252/ML Datasheet HTML 214Page - Microchip Technology LAN9252/ML Datasheet HTML 215Page - Microchip Technology LAN9252/ML Datasheet HTML 216Page - Microchip Technology LAN9252/ML Datasheet HTML 217Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 213 / 329 page
background image
 2015 Microchip Technology Inc.
DS00001909A-page 213
LAN9252
Based on the starting address and length, the valid bytes in the last FIFO write are as follows:
If the initial length is 4 bytes of less and all bytes fit into one write, the valid bytes in the only FIFO write are as follows:
12.11.4.1
Aborting a Write
If necessary, a write command can be aborted by setting the PRAM Write Abort (PRAM_WRITE_ABORT) bit in the Eth-
erCAT Process RAM Write Command Register (ECAT_PRAM_WR_CMD).
12.12 EtherCAT Reset
After writing 0x52 (R), 0x45 (E) and 0x53 (S) into the ESC Reset ECAT Register with 3 consecutive frames or after writ-
ing 0x52 (R), 0x45 (E) and 0x53 (S) into the ESC Reset PDI Register with 3 consecutive writes, a device reset (and
optional system reset) will occur, as defined in Section 6.2.1.3, "EtherCAT System Reset," on page 40.
TABLE 12-10: ETHERCAT PROCESS RAM VALID FIRST WRITE BYTES
Starting Address[1:0]
00b
bytes 3, 2, 1 and 0
01b
bytes 3, 2 and 1
10b
bytes 3 and 2
11b
byte 3
TABLE 12-11: ETHERCAT PROCESS RAM VALID LAST WRITE BYTES
Starting Length[1:0]
Starting
address[1:0]
01b (e.g. 5, 9, etc.)
10b (e.g. 6, 10, etc.)
11b (e.g. 7, 11, etc.)
00b (e.g. 8, 12, etc.)
00b
byte 0
bytes 1 and 0
bytes 2, 1 and 0
bytes 3, 2, 1 and 0
01b
bytes 1 and 0
bytes 2, 1 and 0
bytes 3, 2, 1 and 0
byte 0
10b
bytes 2, 1 and 0
bytes 3, 2, 1 and 0
byte 0
bytes 1 and 0
11b
bytes 3, 2, 1 and 0
byte 0
bytes 1 and 0
bytes 2, 1 and 0
TABLE 12-12: ETHERCAT PROCESS RAM VALID BYTES ONE WRITE
Starting Length
starting
address[1:0]
4123
00b
bytes 3, 2, 1 and 0
byte 0
bytes 1 and 0
bytes 2, 1 and 0
01b
na
byte 1
bytes 2 and 1
bytes 3, 2 and 1
10b
na
byte 2
bytes 3 and 2
na
11b
nabyte 3na
na
Note:
It is likely that the last frame of the sequence will not return to the master (depending on the topology),
because the links to and from the slave which is reset will go down.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com