データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN9252/ML データシート(PDF) 304 Page - Microchip Technology

部品番号 LAN9252/ML
部品情報  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  MICROCHIP [Microchip Technology]
ホームページ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML データシート(HTML) 304 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 300Page - Microchip Technology LAN9252/ML Datasheet HTML 301Page - Microchip Technology LAN9252/ML Datasheet HTML 302Page - Microchip Technology LAN9252/ML Datasheet HTML 303Page - Microchip Technology LAN9252/ML Datasheet HTML 304Page - Microchip Technology LAN9252/ML Datasheet HTML 305Page - Microchip Technology LAN9252/ML Datasheet HTML 306Page - Microchip Technology LAN9252/ML Datasheet HTML 307Page - Microchip Technology LAN9252/ML Datasheet HTML 308Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 304 / 329 page
background image
LAN9252
DS00001909A-page 304
 2015 Microchip Technology Inc.
16.1.3
HARDWARE CONFIGURATION REGISTER (HW_CFG)
This register allows the configuration of various hardware features.
Note:
This register can be read while the device is in the reset or not ready / power savings states without leaving
the host interface in an intermediate state. If the host interface is in a reset state, returned data may be
invalid.
Note:
It is not necessary to read all fours BYTEs of this register. DWORD access rules do not apply to this register.
Offset:
074h
Size:
32 bits
Bits
Description
Type
Default
31:28
RESERVED
RO
-
27
Device Ready (READY)
When set, this bit indicates that the device is ready to be accessed. Upon
power-up, RST# reset, return from power savings states, EtherCAT chip level
or module level reset, or digital reset, the host processor may interrogate this
field as an indication that the device has stabilized and is fully active.
This rising edge of this bit will assert the Device Ready (READY) bit in the
Interrupt Status Register (INT_STS) and can cause an interrupt if enabled.
Note:
With the exception of the HW_CFG, PMT_CTRL, BYTE_TEST, and
RESET_CTL registers, read access to any internal resources is
forbidden while the READY bit is cleared. Writes to any address
are invalid until this bit is set.
Note:
This bit is identical to bit 0 of the Power Management Control
Register (PMT_CTRL).
RO
0b
26
RESERVED
RO
-
25
RESERVED
RO
-
24:22
RESERVED
RO
-
21:16
RESERVED
RO
-
15:14
RESERVED
RO
-
13:12
RESERVED
RO
-
11:0
RESERVED
RO
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com