LAN9252VSLASHML datasheet(7/329 Pages) MICROCHIP

7 / 329 page

 2015 Microchip Technology Inc.

DS00001909A-page 7

LAN9252

1.3

TABLE 1-3:

Read:

A register or bit with this attribute can be read.

Read:

A register or bit with this attribute can be written.

Read only:

Read only. Writes have no effect.

Write only:

If a register or bit is write-only, reads will return unspecified data.

Write One to Clear:

Writing a one clears the value. Writing a zero has no effect

WAC

Write Anything to Clear:

Writing anything clears the value.

Read to Clear:

Contents is cleared after the read. Writes have no effect.

Latch Low:

Clear on read of register.

Latch High:

Clear on read of register.

Self-Clearing:

Contents are self-cleared after the being set. Writes of zero have no

effect. Contents can be read.

Self-Setting:

Contents are self-setting after being cleared. Writes of one have no

effect. Contents can be read.

RO/LH

Read Only, Latch High:

Bits with this attribute will stay high until the bit is read. After it

is read, the bit will either remain high if the high condition remains, or will go low if the

high condition has been removed. If the bit has not been read, the bit will remain high

regardless of a change to the high condition. This mode is used in some Ethernet PHY

registers.

NASR

Not Affected by Software Reset.

The state of NASR bits do not change on assertion

of a software reset.

RESERVED

Reserved Field:

Reserved fields must be written with zeros to ensure future compati-

bility. The value of reserved bits is not guaranteed on a read.

LAN9252V/ML データシート(PDF) 7 Page - Microchip Technology

LAN9252V/ML データシート(HTML) 7 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード