データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SII3531A データシート(PDF) 21 Page - Silicon image

部品番号 SII3531A
部品情報  PCI Express to Serial ATA Controller
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SILICONIMAGE [Silicon image]
ホームページ  http://www.siliconimage.com
Logo SILICONIMAGE - Silicon image

SII3531A データシート(HTML) 21 Page - Silicon image

Back Button SII3531A Datasheet HTML 17Page - Silicon image SII3531A Datasheet HTML 18Page - Silicon image SII3531A Datasheet HTML 19Page - Silicon image SII3531A Datasheet HTML 20Page - Silicon image SII3531A Datasheet HTML 21Page - Silicon image SII3531A Datasheet HTML 22Page - Silicon image SII3531A Datasheet HTML 23Page - Silicon image SII3531A Datasheet HTML 24Page - Silicon image SII3531A Datasheet HTML 25Page - Silicon image Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 81 page
background image
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
© 2006 Silicon Image, Inc.
SiI-DS-0208-C
21
5.2 SiI3531A S-ATA Port Block Diagram
The block diagram below shows the logic structure of the SiI3531A Serial-ATA Port.
Data Path B
Data Path B
(Initiator)
Local Arbiter
PCI Exp – LRAM
DMA Controller
Data Path A
2 Addresses
PCI Exp – SATA
DMA Controller
Data Path B
1 Address
Command Fetch
Machine
Command
Fetch FIFO
31 x 5
Command
Execution
Machine
Command
Execute FIFO
31 x 5
Command
Receive FIFO
31 x 5
PCI Exp Application
Interface
Initiator
Target
PCI Exp / SATA
Data FIFO
128 x 64
SATA
Enhanced
Link
Rx FIFO
Registers
SATA PHY
Port Register File
Data Path A
(Initiator / Target)
LRAM
512 x 64
Dual Port
P
o
r
t
B
P
o
r
t
A
Figure 5-2 Port Logic Block Diagram
The Port Logic consists of:
A Local Arbiter that arbitrates between the two DMA Controllers
A DMA Controller for the PCI Express to LRAM Data Path
A DMA Controller for the PCI Express to Serial-ATA Data Path
A 512x64 Local RAM (LRAM) that contains: 31 LRAM Slots each of which is 128 bytes (16 Qwords) and 128 bytes
used to support 16 Port Multiplier devices (1 Qword per device)
A Data FIFO that contains 1024 bytes (128 Qwords)
A State Machine for Command Fetch
A State Machine for Command Execution
A Serial-ATA Link
A Serial-ATA PHY
Each of the two state machines has an associated FIFO which, when non-empty, indicates that processing is required. The
FIFO is loaded with a 5-bit command “slot” number to activate a state machine. The slot number can range from 0 to 30,
corresponding to the maximum number of active commands supported.
Command flow begins with a host driver building a command in a non-cached region of host memory. The data structure is
referred to as a PRB (Port Request Block). The 64-byte PRB is transferred into an available command slot in the LRAM by
one of two methods: the direct method or the indirect method. The host driver is responsible for determining which slots are
available. Either of the two command transfer methods may be used for each command transfer. The two methods are:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com