DSD1796DBR datasheet(23/63 Pages) TI2

23 / 63 page

DSD1796

SLES101A – DECEMBER 2003 – REVISED NOVEMBER 2006

www.ti.com

B15

B14

B13

B12

B11

B10

R/W

ATLD

FMT2

FMT1

FMT0

DMF1

DMF0

DME

MUTE

R/W: Read/Write Mode Select

When R/W = 0, a write operation is performed.

When R/W = 1, a read operation is performed.

Default value: 0

ATLD: Attenuation Load Control

This bit is available for read and write.

Default value: 0

ATLD = 0

Attenuation control disabled (default)

ATLD = 1

Attenuation control enabled

The ATLD bit is used to enable loading of the attenuation data contained in registers 16 and 17. When ATLD = 0, the

attenuation settings remain at the previously programmed levels, ignoring new data loaded from registers 16 and 17. When

ATLD = 1, attenuation data written to registers 16 and 17 is loaded normally.

FMT[2:0]: Audio Interface Data Format

These bits are available for read and write.

Default value: 101

FMT[2:0]

Audio Data Format Selection

000

16-bit standard format, right-justified data

001

20-bit standard format, right-justified data

010

24-bit standard format, right-justified data

011

24-bit MSB-first, left-justified format data

100

16-bit I2S-format data

101

24-bit I2S-format data (default)

110

Reserved

111

Reserved

The FMT[2:0] bits are used to select the data format for the serial audio interface.

For the external digital filter interface mode (DFTH mode), this register is operated as shown in the APPLICATION FOR

EXTERNAL DIGITAL FILTER INTERFACE section of this data sheet.

DMF[1:0]: Sampling Frequency Selection for the De-Emphasis Function

These bits are available for read and write.

Default value: 00

DMF[1:0]

De-Emphasis Sampling Frequency Selection

Disabled (default)

48 kHz

44.1 kHz

32 kHz

The DMF[1:0] bits are used to select the sampling frequency used by the digital de-emphasis function when it is enabled

by setting the DME bit. The de-emphasis curves are shown in the TYPICAL PERFORMANCE CURVES section of this

data sheet.

For the DSD mode, analog FIR filter performance can be selected using this register. A register map and filter response

plots are shown in the APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE section of this data sheet.

DSD1796DBR データシート(PDF) 23 Page - Texas Instruments

DSD1796DBR データシート(HTML) 23 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

データシートダウンロード