| データシートサーチシステム |
|
RZ/T2M データシート(PDF) 86 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/T2M データシート(HTML) 86 Page - Renesas Technology Corp |
|
86 / 128 page ![]() Table 2.24 DMAC timing Conditions: VOH = VCC33 × 0.5, VOL = VCC33 × 0.5, C = 12 pF (CKIO), 12 pF (others), Tjmin = −20°C Parameter Symbol Min.*1 Max. Unit Reference figure DMAC DREQ pulse width tDRQW tIcyc × 2 — ns Figure 2.36 DACK and TEND delay time tDACD -0.5 8 ns Figure 2.37 Note 1. tIcyc: ICLK cycle DREQ tDRQW Figure 2.36 DREQ input timing CKIO tDACD tDACD DACK TEND Figure 2.37 DACK and TEND output timing 2.5.5 On-Chip Peripheral Module Timing 2.5.5.1 I/O Port Timing Table 2.25 I/O port timing Parameter Symbol Min. Max. Unit*1 Reference figure I/O port Input data pulse width tPRW 1.5 — tPLcyc Figure 2.38 Note 1. tPLcyc: PCLKL cycle PCLKL tPRW Port Figure 2.38 I/O port input timing 2.5.5.2 CMTW Timing Table 2.26 CMTW timing Parameter Symbol Min. Max. Unit*1 Reference figure CMTW Input capture input pulse width Single-edge setting tCMTWICW 1.5 — tPLcyc Figure 2.39 Both-edge setting 2.5 — RZ/T2M Datasheet 2. Electrical Characteristics R01DS0383EJ0130 Rev.1.30 Mar 13, 2026 Page 86 of 128 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |