RZSLASHN2L datasheet(39/128 Pages) RENESAS

39 / 128 page

Table 2.11

Permissible Output Currents

Item

Symbol

Conditions

Min.

Typ.

Max.

Unit

Permissible output low current (max.

value per pin)

IOL

All output pins

—

Permissible output low current (total)

ΣIOL

Sum of all output pins

—

Permissible output high current (max.

value per pin)

IOH

All output pins

—

-12

Permissible output high current (total)

ΣIOH

Sum of all output pins

—

-80

Note:

All output current values shall be within the values in this table to ensure the reliability of this LSI.

Table 2.12

Thermal Resistance value (Reference)

Item

Symbol

Package

Max.

Unit

Thermal Resistance

Θja

225 pin FBGA 13 × 13 mm, 0.8-mm pitch

30.1

°C/W

121 pin FBGA 10 × 10 mm, 0.8-mm pitch

30.5

°C/W

Ψjt

225 pin FBGA 13 × 13 mm, 0.8-mm pitch

0.42

°C/W

121 pin FBGA 10 × 10 mm, 0.8-mm pitch

0.42

°C/W

Note:

Package thermal resistance values above are based on EIA/JESD51-9 (2s2p) condition and reference only.

2.5

AC Characteristics

Table 2.13

Operating frequency

Parameter

Symbol

Min.

Max.

Unit

Operating

frequency

CPU clock (CPU0CLK)

150

200

300

400

MHz

System clock (ICLK)

150

200

Peripheral module clock H (PCLKH)

150

200

Peripheral module clock M (PCLKM)

100

Peripheral module clock L (PCLKL)

37.5

Peripheral module clock for ADC (PCLKADC)

18.75

Peripheral module clock for SCIn (PCLKSCIn, n = 0 to 5)

100

Peripheral module clock for SPIn (PCLKSPIn, n = 0 to 3)

100

External bus clock output (CKIO)

18.75

100

Ethernet PHY reference clock (ETHn_REFCLK, n = 0 to 2)

Ethernet PHY reference clock (RMIIn_REFCLK, n = 0 to 2)

AC Characteristics are defined in condition of the IO setting (DRCTLm register setting) show in Table 2.14.

Table 2.14

IO setting (DRCTLm register setting) condition (1 of 2)

Module

Signal

IO type

Voltage

DRCTLm register

DRVn

SRn

SMTn

Bus

CKIO

SDRAM and High drive

—

3.3 V

High

Fast

—

Other than the above

—

3.3 V

Middle

Fast

—

Other than the above

Type A

3.3 V

Middle

Slow

Disable

Type B

3.3 V

Low

Slow

Disable

DMAC, MTU3, IIC,

CANFD, DSMIF

All signals

Type A

3.3 V

Middle

Slow

Disable

Type B

3.3 V

Low

Slow

Disable

RZ/N2L Datasheet

2. Electrical Characteristics

R01DS0397EJ0140 Rev.1.40

Mar 31, 2026

Page 39 of 128

RZ/N2L データシート(PDF) 39 Page - Renesas Technology Corp

RZ/N2L データシート(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード

リンク URL

RZ/N2L データシート(PDF) 39 Page - Renesas Technology Corp

RZ/N2L データシート(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシート ダウンロード

リンク URL

データシートダウンロード