データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

HD151TS206SS データシート(PDF) 7 Page - Renesas Technology Corp

部品番号 HD151TS206SS
部品情報  Mother Board Clock Generator for Intel P4 Chipset (Springdale)
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD151TS206SS データシート(HTML) 7 Page - Renesas Technology Corp

Back Button HD151TS206SS Datasheet HTML 3Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 4Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 5Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 6Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 7Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 8Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 9Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 10Page - Renesas Technology Corp HD151TS206SS Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 34 page
background image
HD151TS206SS
Rev.1.00, Apr.28.2003, page 7 of 34
I
2C Controlled Register Bit Map
Byte0 Control Register
Bit
Description
Contents
Type
Default
Note
7
Reserved
R
0
6
Reserved
R
0
5
Reserved
R
0
4
Reserved
R
0
3
Reserved
R
1
2
Reserved
R
1
1
Reserved
R
X
0
Reserved
R
X
Byte1 Control Register
Bit
Description
Contents
Type
Default
Note
7
Reserved
RW
0
6
SRC Output enable
0 = Disabled (tristate)
1 = Enabled
RW
1
5
Reserved
RW
1
4
Reserved
RW
1
3
Reserved
RW
1
2
CPU2 Output enable
0 = Disabled (tristate)
1 = Enabled
RW
1
1
CPU1 Output enable
0 = Disabled (tristate)
1 = Enabled
RW
1
0
CPU0 Output enable
0 = Disabled (tristate)
1 = Enabled
RW
1
Byte2 Control Register
Bit
Description
Contents
Type
Default
Note
7
SRC_Pwrdwn drive mode
0 = Driven in power down, 1 = Tristate
RW
0
6
Reserved
RW
0
See
Table
2
5
CPU2_Pwrdwn drive mode
0 = Driven in power down, 1 = Tristate
RW
0
4
CPU1_Pwrdwn drive mode
0 = Driven in power down, 1 = Tristate
RW
0
3
CPU0_Pwrdwn drive mode
0 = Driven in power down, 1 = Tristate
RW
0
2
Reserved
RW
0
1
Reserved
RW
0
0
Reserved
RW
0
See
Table
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com