データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

M32C/8B データシート(PDF) 226 Page - Renesas Technology Corp

部品番号 M32C/8B
部品情報  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8B データシート(HTML) 226 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 222Page - Renesas Technology Corp M32C/8B Datasheet HTML 223Page - Renesas Technology Corp M32C/8B Datasheet HTML 224Page - Renesas Technology Corp M32C/8B Datasheet HTML 225Page - Renesas Technology Corp M32C/8B Datasheet HTML 226Page - Renesas Technology Corp M32C/8B Datasheet HTML 227Page - Renesas Technology Corp M32C/8B Datasheet HTML 228Page - Renesas Technology Corp M32C/8B Datasheet HTML 229Page - Renesas Technology Corp M32C/8B Datasheet HTML 230Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 226 / 406 page
background image
Under development
M32C/8B Group
17. Serial Interfaces
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 209 of 385
Figure 17.11
Register Settings in Clock Synchronous Mode
i = 0 to 4
NOTES:
1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or divide-by-2n (n = 1 to 15).
2. The UiRRM bit can be set to 1 (continuous receive mode enabled), only when the CKDIR bit in the UiMR register is set to 1
(external clock) and RTS function is disabled.
Clock synchronous mode
Clock select bit
UiBRG register count source select bits
CTS function select bit
CTS function disable bit
Data output select bit
CLK polarity select bit
Bit order select bit
m = 00h to FFh
Baud rate =
Transmit operation disabled
Receive operation disabled
UARTi transmit interrupt source select bit
Continuous receive mode enable bit(2)
Data logic select bit
fj
2(m + 1)
fj: f1, f8, f2n(1)
When an internal clock is used
Transmit/receive operation starts by writing data to the UiTB register.
Read the UiRB register when a receive operation is completed.
Start
End
UiMR register: bits SMD2 to SMD0 = 001b
CKDIR bit
bits 7 to 4 = 0000b
UiSMR register = 00h
UiSMR2 register = 00h
UiSMR3 register = 00h
UiSMR4 register = 00h
UiC0 register: bits CLK1 and CLK0
CRS bit
CRD bit
NCH bit
CKPOL bit
UFORM bit
UiBRG register = m
UiC1 register: TE bit = 0
RE bit = 0
UiIRS bit
UiRRM bit
UiLCH bit
Bit 7 = 0
Pin settings in the Function Select Registers
Transmit operation enabled
Receive operation enabled
UiC1 register: TE bit = 1
RE bit = 1
Transmit interrupt priority level select bit
Interrupt not requested
SiTIC register: bits ILVL2 to ILVL0
IR bit = 0
Receive interrupt priority level select bit
Interrupt not requested
SiRIC register: bits ILVL2 to ILVL0
IR bit= 0
Interrupt enabled
I flag = 1
Interrupt disabled
I flag = 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com