データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

HD64F2149YV データシート(PDF) 567 Page - Renesas Technology Corp

部品番号 HD64F2149YV
部品情報  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV データシート(HTML) 567 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 563Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 564Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 565Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 566Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 567Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 568Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 569Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 570Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 571Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 567 / 1075 page
background image
Section 16 I
2C Bus Interface
Rev. 3.00 Jan 18, 2006 page 539 of 1044
REJ09B0280-0300
Start
End
Initialize
Read BBSY in ICCR
Read IRIC in ICCR
Read IRIC in ICCR
Read ACKB in ICSR
Write transmit data in ICDR
Clear IRIC in ICCR
Read ACKB in ICSR
Clear IRIC in ICCR
Clear IRIC in ICCR
Read IRIC in ICCR
Write transmit data in ICDR
Master receive mode
Set MST = 1 and
TRS = 1 in ICCR
Write BBSY = 0
and SCP = 0 in ICCR
Write BBSY = 1 and
SCP = 0 in ICCR
BBSY = 0 ?
No
IRIC = 1 ?
ACKB = 0 ?
No
No
Yes
Yes
IRIC = 1 ?
No
Yes
Yes
Transmit mode ?
IRIC = 1 ?
End of transmission ?
or ACKB = 1 ?
No
No
No
Yes
Yes
Yes
[2]
Test the status of the SCL and SDA lines.
[3]
Select master transmit mode.
[4]
Start condition issuance
[6]
Set transmit data for the first byte
(slave address + R/
W).
(After writing ICDR, clear IRIC
immediately)
[1]
Initialize
[8]
Test the acknowledge bit,
transferred from slave device.
[5]
Wait for a start condition
[7]
Wait for 1 byte to be transmitted.
[10] Wait for 1 byte to be transmitted.
[11] Test for end of transfer
[12] Stop condition issuance
[9]
Set transmit data for the second and
subsequent bytes.
(After writing ICDR, clear IRIC immediately.)
Figure 16.14 Flowchart for Master Transmit Mode (Example)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com