 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
H8SX/1663 データシート(PDF) 174 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663 データシート(HTML) 174 Page - Renesas Technology Corp |
|
|
174 / 1158 page  Section 5 Interrupt Controller Rev.1.00 Jun. 07, 2006 Page 122 of 1102 REJ09B0294-0100 Table 5.5 Number of Execution States in Interrupt Handling Routine Object of Access External Device 8-Bit Bus 16-Bit Bus Symbol On-Chip Memory 2-State Access 3-State Access 2-State Access 3-State Access Vector fetch S h 1 8 12 + 4m 4 6 + 2m Instruction fetch S I 1 4 6 + 2m 2 3 + m Stack manipulation S K 1 8 12 + 4m 4 6 + 2m [Legend] m: Number of wait cycles in an external device access. 5.6.5 DTC and DMAC Activation by Interrupt The DTC and DMAC can be activated by an interrupt. In this case, the following options are available: • Interrupt request to the CPU • Activation request to the DTC • Activation request to the DMAC • Combination of the above For details on interrupt requests that can be used to activate the DTC and DMAC, see table 5.2, section 7, DMA Controller (DMAC), and section 8, Data Transfer Controller (DTC). Figure 5.6 shows a block diagram of the DTC, DMAC, and interrupt controller. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
