データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

H8SX/1663 データシート(PDF) 251 Page - Renesas Technology Corp

部品番号 H8SX/1663
部品情報  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663 データシート(HTML) 251 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 247Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 248Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 249Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 250Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 251Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 252Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 253Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 254Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 255Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 251 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 199 of 1102
REJ09B0294-0100
6.6.4
Wait Control
This LSI can extend the bus cycle by inserting wait cycles (Tw) when the external address space is
accessed. There are two ways of inserting wait cycles: program wait (Tpw) insertion and pin wait
(Ttw) insertion using the
WAIT pin.
(1) Program Wait Insertion
From 0 to 7 wait cycles can be inserted automatically between the T
2 state and T3 state for 3-state
access space, according to the settings in WTCRA and WTCRB.
(2) Pin Wait Insertion
For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the corresponding ICR bit
is set to 1, wait input by means of the
WAIT pin is enabled. When the external address space is
accessed in this state, a program wait (Tpw) is first inserted according to the WTCRA and
WTCRB settings. If the
WAIT pin is low at the falling edge of Bφ in the last T2 or Tpw cycle,
another Ttw cycle is inserted until the
WAIT pin is brought high. The pin wait insertion is
effective when the Tw cycles are inserted to seven cycles or more, or when the number of Tw
cycles to be inserted is changed according to the external devices. The WAITE bit is common to
all areas. For details on ICR, see section 9, I/O Ports.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com