データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9522-2 データシート(PDF) 13 Page - Analog Devices

部品番号 AD9522-2
部品情報  12 LVDS/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9522-2 データシート(HTML) 13 Page - Analog Devices

Back Button AD9522-2 Datasheet HTML 9Page - Analog Devices AD9522-2 Datasheet HTML 10Page - Analog Devices AD9522-2 Datasheet HTML 11Page - Analog Devices AD9522-2 Datasheet HTML 12Page - Analog Devices AD9522-2 Datasheet HTML 13Page - Analog Devices AD9522-2 Datasheet HTML 14Page - Analog Devices AD9522-2 Datasheet HTML 15Page - Analog Devices AD9522-2 Datasheet HTML 16Page - Analog Devices AD9522-2 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 84 page
background image
AD9522-2
Rev. 0 | Page 13 of 84
SERIAL CONTROL PORT—I²C MODE
Table 14.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SDA, SCL (WHEN INPUTTING DATA)
Input Logic 1 Voltage
0.7 × VS
V
Input Logic 0 Voltage
0.3 × VS
V
Input Current with an Input Voltage Between
0.1 × VS and 0.9 × VS
−10
+10
μA
Hysteresis of Schmitt Trigger Inputs
0.015 × VS
V
Pulse Width of Spikes That Must Be Suppressed by
the Input Filter, tSPIKE
50
ns
SDA (WHEN OUTPUTTING DATA)
Output Logic 0 Voltage at 3 mA Sink Current
0.4
V
Output Fall Time from VIHMIN to VILMAX with a Bus
Capacitance from 10 pF to 400 pF
20 + 0.1 Cb
250
ns
Cb = capacitance of one bus line in pF
TIMING
Note that all I2C timing values refer
to VIHMIN (0.3 × VS) and VILMAX levels
(0.7 × VS)
Clock Rate (SCL, fI2C)
400
kHz
Bus Free Time Between a Stop and Start Condition, tIDLE
1.3
μs
Setup Time for a Repeated Start Condition, tSET; STR
0.6
μs
Hold Time (Repeated) Start Condition (After This Period,
the First Clock Pulse Is Generated), tHLD; STR
0.6
μs
Setup Time for Stop Condition, tSET; STP
0.6
μs
Low Period of the SCL Clock, tLOW
1.3
μs
High Period of the SCL Clock, tHIGH
0.6
μs
SCL, SDA Rise Time, tRISE
20 + 0.1 Cb
300
ns
Cb = capacitance of one bus line in pF
SCL, SDA Fall Time, tFALL
20 + 0.1 Cb
300
ns
Cb = capacitance of one bus line in pF
Data Setup Time, tSET; DAT
120
ns
This is a minor deviation from the
original I²C specification of 100 ns
minimum
Data Hold Time, tHLD; DAT
140
880
ns
This is a minor deviation from the
original I²C specification of 0 ns
minimum1
Capacitive Load for Each Bus Line, Cb
400
pF
1 According to the original I2C specification, an I2C master must also provide a minimum hold time of 300 ns for the SDA signal to bridge the undefined region of the SCL
falling edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com